A 15.5-mW 20-GSps 4-bit charge-steering flash ADC

This paper presents a 4-bit 20-GSps time-interleaved flash ADC for an ADC-based high-speed serial-link equalizer. The ADC is designed and simulated in a 65-nm CMOS technology. It dissipates 15.5 mW from a 1-V supply while operating at 20 GSps. Low power consumption is achieved by utilizing charge-steering concept, sharing single reference ladder across all the four interleaved branches, and merging the dynamic latch into the pre-amplifier of the comparator. Results show that for a sinusoidal input frequency of 9.84 GHz with an amplitude of 600 mVdiff, the SNDR of the digital output is 23.9 dB, SFDR is 33.6 dB, and the effective number of bits (ENOB) is 3.67 bits.

[1]  Behzad Razavi,et al.  Charge steering: A low-power design paradigm , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[2]  Gu-Yeon Wei,et al.  A 7.5-GS/s 3.8-ENOB 52-mW flash ADC with clock duty cycle control in 65nm CMOS , 2009, 2009 Symposium on VLSI Circuits.

[3]  Gu-Yeon Wei,et al.  Design-space exploration of backplane receivers with high-speed ADCs and digital equalization , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[4]  Paul Voois,et al.  A 40nm CMOS single-chip 50Gb/s DP-QPSK/BPSK transceiver with electronic dispersion compensation for coherent optical channels , 2012, 2012 IEEE International Solid-State Circuits Conference.

[5]  Chih-Kong Ken Yang,et al.  10Gb/s serial I/O receiver based on variable reference ADC , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[6]  Shahriar Mirabbasi,et al.  A 4-bit 5 GS/s flash A/D converter in 0.18 /spl mu/m CMOS , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[7]  Wei Zhang,et al.  21.7 A 500mW digitally calibrated AFE in 65nm CMOS for 10Gb/s Serial links over backplane and multimode fiber , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[8]  B. Razavi,et al.  An 8-bit 150-MHz CMOS A/D converter , 1999, IEEE Journal of Solid-State Circuits.

[9]  Chih-Kong Ken Yang,et al.  ADC-based serial I/O receivers , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[10]  Thomas Krause,et al.  A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[11]  Chun-Cheng Huang,et al.  A CMOS 6-Bit 16-GS/s time-interleaved ADC with digital background calibration , 2010, 2010 Symposium on VLSI Circuits.

[12]  Lawrence T. Pileggi,et al.  22.2 A 69.5mW 20GS/s 6b time-interleaved ADC with embedded time-to-digital calibration in 32nm CMOS SOI , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).