Design of an integrated single-input dual-output 3-switch buck converter based on sliding mode control

This paper presents the design, implementation, and testing of a proof-of-concept monolithic single-input dual-output buck converter. The proposed architecture implements an analog hysteretic controller. This avoids the use of extra circuitry to generate a dedicated reference carrier signal to create the pulse-width modulated waveform, thus saving area, and reducing static power consumption. Furthermore, the proposed topology implements only three switches (instead of four switches in conventional solutions), and can save additional silicon area with proper design of the power switches in the voltage regulator. The IC prototype was fabricated in standard 0.5 μm CMOS technology (VTHN = 0.78 V, VTHP = −0.93 V), operates with a single voltage supply of 1.8 V, generates 1.2 and 0.9 V output-voltage levels, and supplies a maximum total current of 200 mA (100 mA provided by each output), reaching up to 88 % efficiency.

[1]  Edgar Sánchez-Sinencio,et al.  Low-Power High-Efficiency Class D Audio Power Amplifiers , 2009, IEEE Journal of Solid-State Circuits.

[2]  P. Kumar,et al.  Novel 3-switch dual output buck voltage regulator , 2006, Twenty-First Annual IEEE Applied Power Electronics Conference and Exposition, 2006. APEC '06..

[3]  Eby G. Friedman,et al.  Multi-Voltage CMOS Circuit Design: Kursun/Multi-Voltage CMOS Circuit Design , 2006 .

[4]  Robert W. Erickson,et al.  Fundamentals of Power Electronics , 2001 .

[5]  Eby G. Friedman,et al.  Multi-voltage CMOS Circuit Design , 2006 .

[6]  Anantha Chandrakasan,et al.  High-efficiency multiple-output DC-DC conversion for low-voltage systems , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Y.M. Lai,et al.  On the practical design of a sliding mode voltage controlled buck converter , 2005, IEEE Transactions on Power Electronics.

[8]  Franco Maloberti,et al.  A 200mA 93% Peak Efficiency Single-Inductor Dual-Output DC-DC Buck Converter , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  S. Chakraborty,et al.  A novel converter topology for multiple individually regulated outputs , 2006, IEEE Transactions on Power Electronics.

[10]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[11]  Vadim I. Utkin,et al.  Sliding mode control in electromechanical systems , 1999 .

[12]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[13]  Jui-Ming Chang,et al.  Energy Minimization Using Multiple Supply Voltages , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Kimiyoshi Usami,et al.  Automated low-power technique exploiting multiple supply voltages applied to a media processor , 1998 .

[15]  Edgar Sánchez-Sinencio,et al.  Design of a Class D Audio Amplifier IC Using Sliding Mode Control and Negative Feedback , 2007, IEEE Transactions on Consumer Electronics.

[16]  Yvon Savaria,et al.  Methods for minimizing dynamic power consumption in synchronous designs with multiple supply voltages , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..