Macro Testing: Unifying IC And Board Test

Historically, IC testing and board testing have been considered two separate subjects. However, today's increasing complexity in both design and technology has given rise to a number of efforts to produce a consistent test strategy that smoothly couples both types of testing. This article describes one such effort by Philips, a design for testability methodology for semicustom VLSI circuits. The methodology is based on the partitioning of a design into testable macros, hence the term ¿macro testing.¿ The challenges in this approach are the partitioning itself, the selection of a test technique suited to the separate macros and the chip's architecture, the execution of a macro test independent of its environment, and the assembly of macro tests into a chip test.

[1]  P. K. Veenstra,et al.  Testing of Random Access Memories: Theory and Prac-tice , 1988 .

[2]  John Paul Shen,et al.  The Design of Easily Testable VLSI Array Multipliers , 1984, IEEE Transactions on Computers.

[3]  Subrata Dasgupta,et al.  Chip Partitioning Aid: A Design Technique for Partitionability and Testability in VLSI , 1984, 21st Design Automation Conference Proceedings.

[4]  Emile H. L. Aarts,et al.  Design-for-Testability of PLA'S Using Statistical Cooling , 1986, DAC 1986.

[5]  Frans P. M. Beenker Systematic and Structured Methods for Digital Board Testing , 1985, ITC.

[6]  Edward J. McCluskey,et al.  Lower Overhead Design for Testability of Programmable Logic Arrays , 1986, IEEE Transactions on Computers.

[7]  John Paul Shen,et al.  The design of two easily-testable VLSI array multipliers , 1983, 1983 IEEE 6th Symposium on Computer Arithmetic (ARITH).

[8]  M.T.M. Segers,et al.  The Impact of Testing on VLSI Design Methods , 1981, ESSCIRC '81: 7th European Solid State Circuits Conference.