New Twin Crossbar Architecture of Binary Memristors for Low-Power Image Recognition With Discrete Cosine Transform

In this paper, we propose a new twin crossbar architecture of binary memristors for low-power image recognition. In the new twin crossbar, we use two identical memristor arrays instead of using the previous complementary memristor arrays of M+ and M-. Thereby, we can apply the discrete cosine transform (DCT) algorithm to reduce the number of low-resistance state (LRS) cells in the two identical M+ arrays. With the reduced number of LRS cells in two M+ arrays, the power consumption in the crossbar can be significantly saved compared to the previous complementary crossbar that is not suitable to DCT. When the number of discarded coefficients in the DCT matrix is 56.25%, 67.19%, 76.56%, and 84.38%, the power consumption of the new twin crossbar is reduced by 51.7%, 61.3%, 69.9%, and 77.4%, respectively, compared to the previous complementary one.

[1]  Wei Yang Lu,et al.  Nanoscale memristor device as synapse in neuromorphic systems. , 2010, Nano letters.

[2]  L. Chua.  Memristor-The missing circuit element , 1971 .

[3]  Rafael C. González,et al.  Local Determination of a Moving Contrast Edge , 1985, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[4]  Anil K. Jain.  Fundamentals of Digital Image Processing , 2018, Control of Color Imaging Systems.

[5]  Carver A. Mead,et al.  Neuromorphic electronic systems , 1990, Proc. IEEE.

[6]  Seungjun Kim,et al.  Flexible memristive memory array on plastic substrates. , 2011, Nano letters.

[7]  Leon O. Chua,et al.  Memristor Bridge Synapse-Based Neural Network and Its Learning , 2012, IEEE Transactions on Neural Networks and Learning Systems.

[8]  N. Ahmed,et al.  Discrete Cosine Transform , 1996 .

[9]  Leon O. Chua,et al.  Neural Synaptic Weighting With a Pulse-Based Memristor Circuit , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Paul Wintz,et al.  Digital image processing (2nd ed.) , 1987 .

[11]  Seok-Jin Ham,et al.  Device/Circuit co-design guide for passive memristor array with non-linear current-voltage behavior. , 2013, Journal of nanoscience and nanotechnology.

[12]  Iain E. G. Richardson,et al.  Video Codec Design: Developing Image and Video Compression Systems , 2002 .

[13]  B. Heyne,et al.  A low-power and high-quality implementation of the discrete cosine transformation , 2007 .

[14]  J. Grollier,et al.  A ferroelectric memristor. , 2012, Nature materials.

[15]  Xuejun Yang,et al.  Hamming network circuits based on CMOS/memristor hybrid design , 2013, IEICE Electron. Express.

[16]  R. Rosezin,et al.  High density 3D memory architecture based on the resistive switching effect , 2009 .

[17]  Shanq-Jang Ruan,et al.  A Low-Power and High-Quality Cordic Based Loeffler DCT , 2006, 2006 International Symposium on VLSI Design, Automation and Test.

[18]  Kyeong-Sik Min,et al.  Low-Power $V_{\bf DD}$/3 Write Scheme With Inversion Coding Circuit for Complementary Memristor Array , 2013, IEEE Transactions on Nanotechnology.

[19]  Andrew Adamatzky,et al.  Evolution of Plastic Learning in Spiking Networks via Memristive Connections , 2012, IEEE Transactions on Evolutionary Computation.

[20]  Blaise MOUTTET Volgenau,et al.  Memristor Pattern Recognition Circuit Architecture for Robotics , 2009 .

[21]  Seok-Jin Ham,et al.  Neuromorphic crossbar circuit with nanoscale filamentary-switching binary memristors for speech recognition , 2014, Nanoscale Research Letters.

[22]  Yiran Chen,et al.  Memristor crossbar based hardware realization of BSB recall function , 2012, The 2012 International Joint Conference on Neural Networks (IJCNN).

[23]  S. Dong,et al.  Ferroelectric memristor based on Pt/BiFeO3/Nb-doped SrTiO3 heterostructure , 2013 .