Synthesis of multiple-input translinear element networks

We describe two systematic procedures for synthesizing multiple-input translinear element (MITE) networks that produce an output current that is equal to product of a number of input currents, each of which is raised to an arbitrary rational power. By using the first procedure, we obtain a MITE network, called a two-layer network, that is relatively insensitive to mismatch in the MITE weight values. By using the second procedure, we arrive at a MITE network, called a cascade network, that reduces the fan-in required of each MITE. We illustrate each of these procedures with an example.

[1]  B. A. Minch,et al.  Translinear circuits using subthreshold floating-gate MOS transistors , 1996 .

[2]  B. Gilbert.  Translinear circuits: a proposed classification , 1975 .

[3]  E. Seevinck.  Analysis and synthesis of translinear integrated circuits , 1988 .

[4]  Paul Hasler,et al.  Multiple-input translinear element networks , 2001 .

[5]  Bradley A. Minch,et al.  Analysis, synthesis, and implementation of networks of multiple-input translinear elements , 1997 .

[6]  Paul Hasler,et al.  Multiple-input translinear element networks , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[7]  Paul Hasler,et al.  The multiple-input translinear element: a versatile circuit element , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).