DASH-IO: an empirical study of flash-based IO for HPC

HPC applications are becoming more and more data-intensive as a function of ever-growing simulation sizes and burgeoning data-acquisition. Unfortunately, the storage hierarchy of the existing HPC architecture has a 5-order-of-magnitude latency gap between main memory and spinning disks and cannot respond to the new data challenge well. Flash-based SSDs (Solid State Disks) are promising to fill the gap with their 2-order-of-magnitude lower latency. However, since all the existing hardware and software were designed without flash in mind, the question is how to integrate the new technology into existing architectures. DASH is a new Teragrid resource aggressively leveraging flash technology (and also distributed shared memory technology) to fill the latency gap. To explore the potentials and issues of integrating flash into today's HPC systems, we swept a large parameter space by fast and reliable measurements to investigate varying design options. We here provide some lessons we learned and also suggestions for future architecture design. Our results show that performance can be improved by 9x with appropriate existing technologies and probably further improved by future ones.

[1]  Gernot Heiser,et al.  vNUMA: A Virtual Shared-Memory Multiprocessor , 2009, USENIX Annual Technical Conference.

[2]  Kai Shen,et al.  A performance evaluation of scientific I/O workloads on Flash-based SSDs , 2009, 2009 IEEE International Conference on Cluster Computing and Workshops.

[3]  Steven Swanson,et al.  Gordon: using flash memory to build fast, power-efficient clusters for data-intensive applications , 2009, ASPLOS.

[4]  Aad J. van der Steen,et al.  Overview of recent supercomputers , 2008 .

[5]  Xiaodong Zhang,et al.  Understanding intrinsic characteristics and system implications of flash memory based solid state drives , 2009, SIGMETRICS '09.

[6]  David A. Bader Petascale Computing (Chapman & Hall/Crc Computational Science Series) , 2007 .

[7]  A. Szalay Science in an Exponential World , 2008 .

[8]  J. Kessenich,et al.  Bit error rate in NAND Flash memories , 2008, 2008 IEEE International Reliability Physics Symposium.

[9]  Paul H. Siegel,et al.  Characterizing flash memory: Anomalies, observations, and applications , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[10]  Shirley Moore,et al.  Workshop Report: Petascale Computing in the Geosciences in View of the National Science Foundation's Recent Announcement Entitled: Leadership- Class System Acquisition -creating a Petascale Computing Environment for Science and Engineering, Which Calls for Deployment of a Petascale Computational Fac , .

[11]  Jesús Labarta,et al.  Performance Modeling of HPC Applications , 2003, PARCO.

[12]  David A. Bader Workshop Report: Petascale Computing in the Biological Sciences , 2006 .

[13]  Jim Gray,et al.  2020 Computing: Science in an exponential world , 2006, Nature.

[14]  David A. Bader Petascale Computing: Algorithms and Applications , 2007 .

[15]  Rina Panigrahy,et al.  Design Tradeoffs for SSD Performance , 2008, USENIX ATC.