Computing the initial states of retimed circuits
暂无分享,去创建一个
[1] Janusz A. Brzozowski,et al. Derivatives of Regular Expressions , 1964, JACM.
[2] Robert K. Brayton,et al. Sequential circuit design using synthesis and optimization , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.
[3] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.
[4] Charles E. Leiserson,et al. Optimizing Synchronous Circuitry by Retiming (Preliminary Version) , 1983 .
[5] Robert K. Brayton,et al. Retiming and resynthesis: optimizing sequential networks with combinational techniques , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] G. Borriello,et al. Timing optimization of multi-phase sequential logic , 1990, Twenty-Third Annual Hawaii International Conference on System Sciences.
[7] Robert K. Brayton,et al. Implicit state enumeration of finite state machines using BDD's , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[8] Gérard Berry,et al. A hardware implementation of pure ESTEREL , 1992 .