Time domain performance evaluation of adaptive hybrid cache coherence protocols
暂无分享,去创建一个
Adaptive hybrid cache coherence protocols use both the write-invalidate mechanism and the write-update mechanism to maintain coherence among copies of data objects. Each of these protocols implements a decision function that chooses the appropriate mechanism in order to improve their performance. In most existing solutions, decision functions are based on communication traffic. Moreover, the authors of the adaptive protocols use communication traffic as a performance measure in their papers. In contrast, in this paper we present the results of a performance evaluation of adaptive hybrid cache coherence protocols in both the traffic domain and in the time domain. We compare three adaptive protocols with pure write invalidate and pure write-update protocols. Let r/sub WI/, r/sub WU/, and r/sub A/ be the average communication traffic per access for the write-invalidate protocol, the write-update protocol, and the adaptive protocol, respectively. The adaptive protocol minimizes the traffic if r/sub A//spl ap/min(r/sub WI/, r/sub WU/). Similarly, the adaptive protocol minimizes the access latency if t/sub A//spl ap/min(t/sub WI/, t/sub WU/), where t/sub WI/, t/sub WU/, and t/sub A/ are the access latencies for the write-invalidate protocol, the write-update protocol, and adaptive protocol, respectively. For some of the workload parameters the adaptive protocols minimize both traffic and access latency. However, we also present and analyze the workload parameters for which adaptive protocols minimize communication traffic, but fail to minimize the access latency.
[1] Larry Rudolph,et al. Dynamic decentralized cache schemes for mimd parallel processors , 1984, ISCA 1984.
[2] James K. Archibald. A cache coherence approach for large multiprocessor systems , 1988, ICS '88.
[3] Sinisa Srbljic. An Adaptive Coherence Protocol Using Write Invalidate and Write Update Mechanisms , 1996 .
[4] Michel Dubois,et al. Shared Block Contention in a Cache Coherence Protocol , 1991, IEEE Trans. Computers.