A new algorithm for circuit-level electrothermal simulation under EOS/ESD stress

Summary form only given. ESD protection circuits are designed to meet certain specifications such as human body model (HBM) voltage. Electrothermal circuit simulation can be of use in protection circuit design. In this work, we propose a new algorithm to evaluate transient device temperatures, such as the drain junction temperature of NMOS devices, so that the electrothermal circuit simulation can be performed accurately. Using the electrothermal circuit simulator, we can examine device heating during HBM testing.

[1]  D. S. Campbell,et al.  Thermal failure in semiconductor devices , 1990 .

[2]  Sung-Mo Kang,et al.  Circuit-Level Electrothermal Simulation , 1995 .

[3]  Sung-Mo Kang,et al.  Circuit-level simulation and layout optimization for deep submicron EOS/ESD output protection device , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[4]  Sung-Mo Kang,et al.  Circuit-level simulation of CDM-ESD and EOS in submicron MOS devices , 1996, 1996 Proceedings Electrical Overstress/Electrostatic Discharge Symposium.