Optimal flip-chip floorplanning with area IO
暂无分享,去创建一个
[1] Igor L. Markov,et al. Fixed-outline floorplanning: enabling hierarchical design , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[2] Yoji Kajitani,et al. Module packing based on the BSG-structure and IC layout applications , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Jarrod A. Roy,et al. Unification of partitioning, placement and floorplanning , 2004, ICCAD 2004.
[4] Yici Cai,et al. A non-slicing floorplanning algorithm using corner block list topological representation , 2000, IEEE APCCAS 2000. 2000 IEEE Asia-Pacific Conference on Circuits and Systems. Electronic Communication Systems. (Cat. No.00EX394).
[5] Yao-Wen Chang,et al. TCG: a transitive closure graph-based representation for non-slicing floorplans , 2001, DAC '01.
[6] J. Cong,et al. Fast floorplanning by look-ahead enabled recursive bipartitioning , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] H. Murata,et al. Rectangle-packing-based module placement , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[8] Yao-Wen Chang,et al. B*-Trees: a new representation for non-slicing floorplans , 2000, DAC.
[9] Jason Cong,et al. Multilevel generalized force-directed method for circuit placement , 2005, ISPD '05.
[10] Yoji Kajitani,et al. Fixed-outline floorplanning with constraints through instance augmentation , 2005, 2005 IEEE International Symposium on Circuits and Systems.