Reliability Study of Split Gate Silicon Nanocrystal Flash EEPROM
暂无分享,去创建一个
In this paper, we present a measurement based on biased data retention to determine the direction of charge loss. Top oxide and bottom oxide thickness can be optimized to meet long term reliability goal. A split gate nanocrystal nonvolatile memory with large program window, while demonstrating excellent data retention and program disturb characteristics is also presented.
[1] J. De Vos,et al. A new scalable self-aligned dual-bit split-gate charge-trapping memory device , 2005, IEEE Transactions on Electron Devices.