Optimizing Circuit Performance and ESD Protection for High-Speed Differential I/Os

Impact of ESD protection devices on circuit operation is very important in gigahertz applications. In this paper, the impact of different ESD protection methodologies on CML drivers is discussed. ESD protection is provided using MOSFET and SCR devices. Study of the interaction between driver and ESD protection circuit shows that jitter is very sensitive to parasitics of ESD protection circuits. Furthermore, an analysis shows that substrate-triggering has less impact on jitter compared to gate-coupling.

[1]  H. Feng,et al.  A comparison study of ESD protection for RFIC's: performance vs. parasitics , 2000, 2000 IEEE MTT-S International Microwave Symposium Digest (Cat. No.00CH37017).

[2]  Manoj Sachdev,et al.  Novel gate and substrate triggering techniques for deep sub-micron ESD protection devices , 2006, Microelectron. J..

[3]  Tung-Yang Chen,et al.  ESD protection design in a 0.18-/spl mu/m salicide CMOS technology by using substrate-triggered technique , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[4]  Payam Heydari,et al.  Design of ultrahigh-speed low-voltage CMOS CML buffers and latches , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Chung-Yu Wu,et al.  Capacitor-couple ESD protection circuit for deep-submicron low-voltage CMOS ASIC , 1996, IEEE Trans. Very Large Scale Integr. Syst..