Low-power and high-speed architecture for EBCOT block in JPEG2000 system

In this paper we propose a novel low power and high-speed architecture for the context formation sub block in tier-1 block of JPEG2000 system. The proposed architecture is inspired from the statistical analysis results on 20 images with 512*512 bits each. The behavior of the proposed architecture is compared to the speedy architecture proposed. For code block size of 64*64 bits, the timing and power consumption analysis show that the proposed architecture can reduce the power consumption by approximately 21% and increase the processing speed by approximately 46% with respect to the reference architecture.

[1]  M.A. Bayoumi,et al.  Parallel high-speed architecture for EBCOT in JPEG2000 , 2003, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)..

[2]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Abdesselam Bouzerdoum,et al.  JPEG2000 image compression: an overview , 2001, The Seventh Australian and New Zealand Intelligent Information Systems Conference, 2001.

[4]  Magdy Bayoumi,et al.  Analysis and enhancements for EBCOT in high-speed JPEG2000 architectures , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[5]  Liang-Gee Chen,et al.  Analysis and architecture design of JPEG2000 , 2001, IEEE International Conference on Multimedia and Expo, 2001. ICME 2001..

[6]  Jen-Shiun Chiang,et al.  Efficient pass-parallel architecture for EBCOT in JPEG2000 , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).