Distortion Simulations with the PSP Model: Common-Gate Circuits

We present extensive simulations of distortion in common-gate configured FETs, operated around Vds=0 V, using the new PSP MOSFET model Results are compared to measurements. We show that as a FET is configured into an increasingly more realistic circuit, that the PSP model's distortion performance improves correspondingly and that it can predict intermodulation distortion within ~3dB of measured data. Third, we quantify, for the first time, to what extent the intermodulation distortion, as represented by IIP3, can be improved by increasing the gate length (L) while scaling the width (W) to maintain the same Rds for constant insertion loss. We show that the magnitude of the 3rd derivative and IIP3 level off quickly with increasing L.

[1]  C. C. McAndrew,et al.  An improved MOSFET model for circuit simulation , 1998 .

[2]  W. Grabinski,et al.  RF distortion analysis with compact MOSFET models , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[3]  G. Gildenblat,et al.  Benchmarking the PSP Compact Model for MOS Transistors , 2007, 2007 IEEE International Conference on Microelectronic Test Structures.

[4]  R. van Langevelde,et al.  Effect of gate-field dependent mobility degradation on distortion analysis in MOSFETs , 1997 .

[5]  G. Gildenblat,et al.  PSP: An Advanced Surface-Potential-Based MOSFET Model for Circuit Simulation , 2006, IEEE Transactions on Electron Devices.

[6]  J. Itoh,et al.  A low distortion GaAs quadrature modulator IC , 1998, 1998 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.98CH36182).