Refresh-free dynamic standard-cell based memories: Application to a QC-LDPC decoder

The area and power consumption of low-density parity check (LDPC) decoders are typically dominated by embedded memories. To alleviate such high memory costs, this paper exploits the fact that all internal memories of a LDPC decoder are frequently updated with new data. These unique memory access statistics are taken advantage of by replacing all static standard-cell based memories (SCMs) of a prior-art LDPC decoder implementation by dynamic SCMs (D-SCMs), which are designed to retain data just long enough to guarantee reliable operation. The use of D-SCMs leads to a 44% reduction in silicon area of the LDPC decoder compared to the use of static SCMs. The low-power LDPC decoder architecture with refresh-free D-SCMs was implemented in a 90nm CMOS process, and silicon measurements show full functionality and an information bit throughput of up to 600 Mbps (as required by the IEEE 802.11n standard).

[1]  A. Burg,et al.  Towards generic low-power area-efficient standard cell based memory architectures , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.

[2]  Andreas Peter Burg,et al.  Design and failure analysis of logic-compatible multilevel gain-cell-based dram for fault-tolerant VLSI systems , 2011, GLSVLSI '11.

[3]  Xiaoyang Zeng,et al.  An 847–955 Mb/s 342–397 mW Dual-Path Fully-Overlapped QC-LDPC Decoder for WiMAX System in 0.13 $\mu$m CMOS , 2011, IEEE Journal of Solid-State Circuits.

[4]  A. Burg,et al.  Configurable high-throughput decoder architecture for quasi-cyclic LDPC codes , 2008, 2008 42nd Asilomar Conference on Signals, Systems and Computers.

[5]  Xiao Peng,et al.  A high parallel macro block level layered LDPC decoding architecture based on dedicated matrix reordering , 2011, 2011 IEEE Workshop on Signal Processing Systems (SiPS).

[6]  Xiao Peng,et al.  A 115mW 1Gbps QC-LDPC decoder ASIC for WiMAX in 65nm CMOS , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[7]  Chris H. Kim,et al.  A 2T1C Embedded DRAM Macro With No Boosted Supplies Featuring a 7T SRAM Based Repair and a Cell Storage Monitor , 2012, IEEE Journal of Solid-State Circuits.

[8]  David Blaauw,et al.  Low-Power High-Throughput LDPC Decoder Using Non-Refresh Embedded DRAM , 2014, IEEE Journal of Solid-State Circuits.

[9]  Digital Video Broadcasting (dvb) User Guidelines for the Second Generation System for Broadcasting, Interactive Services, News Gathering and Other Broadband Satellite Applications (dvb-s2) , 2022 .

[10]  A. M. Abdullah,et al.  Wireless lan medium access control (mac) and physical layer (phy) specifications , 1997 .

[11]  Mohammad M. Mansour,et al.  A 640-Mb/s 2048-bit programmable LDPC decoder chip , 2006, IEEE Journal of Solid-State Circuits.

[12]  Gwan S. Choi,et al.  Multi-Rate Layered Decoder Architecture for Block LDPC Codes of the IEEE 802.11n Wireless Standard , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[13]  Yusuf Leblebici,et al.  Area, throughput, and energy-efficiency trade-offs in the VLSI implementation of LDPC decoders , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[14]  A. Burg,et al.  A 15.8 pJ/bit/iter quasi-cyclic LDPC decoder for IEEE 802.11n in 90 nm CMOS , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[15]  Andreas Peter Burg,et al.  Two-port low-power gain-cell storage array: Voltage scaling and retention time , 2012, 2012 IEEE International Symposium on Circuits and Systems.