Modeling and Evaluation of Dynamic Partial Reconfigurable Datapaths for FPGA-Based Systems Using Stochastic Networks

The dynamic partial reconfiguration of FPGAs is a method which modifies parts of FPGA configuration memory at run-time. The hardware resources and time overhead needed to perform a partial reconfiguration (PR) can significantly impact overall system cost and performance and must be considered early in the design cycle. Unfortunately, predicting reconfiguration overhead is difficult especially in the presence of non-deterministic factors such as the sharing of resources with traffic not related to the PR process. Thus, current design practices include the measurement of overhead but only after the system has been built thus limiting the number of candidates that can be evaluated. We propose a flexible approach for modeling the PR datapath based on Queueing Theory such that we can estimate performance trends and bottlenecks of the PR process while considering the impact of shared resources. Performance trends are provided for an example system to demonstrate the effectiveness of the approach.

[1]  Myron Hlynka,et al.  Queueing Networks and Markov Chains (Modeling and Performance Evaluation With Computer Science Applications) , 2007, Technometrics.

[2]  Eric Peskin,et al.  Leveraging Firmware in Multichip Systems to Maximize FPGA Resources: An Application of Self-Partial Reconfiguration , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.

[3]  Scott Hauck,et al.  Performance of partial reconfiguration in FPGA systems: A survey and a cost model , 2011, TRETS.

[4]  K. Mani Chandy,et al.  Open, Closed, and Mixed Networks of Queues with Different Classes of Customers , 1975, JACM.

[5]  Carl M. Harris,et al.  Fundamentals of queueing theory (2nd ed.). , 1985 .

[6]  Bin Zhang,et al.  A multi-platform controller allowing for maximum Dynamic Partial Reconfiguration throughput , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[7]  Giuseppe Serazzi,et al.  JMT: performance engineering tools for system modeling , 2009, PERV.

[8]  Ulrich Rückert,et al.  Hardware Support for Dynamic Reconfiguration in Reconfigurable SoC Architectures , 2004, FPL.

[9]  J. R. Jackson.  Networks of Waiting Lines , 1957 .

[10]  Pao-Ann Hsiung,et al.  Perfecto: A systemc-based design-space exploration framework for dynamically reconfigurable architectures , 2008, TRETS.

[11]  Gunter Bolch,et al.  Queueing Networks and Markov Chains , 2005 .

[12]  R. Syski,et al.  Fundamentals of Queueing Theory , 1999, Technometrics.