Array-based analog computation

The Innovative Systems Design Group at SGS-Thomson Microelectronics has been exploring analog implementations of neural network architectures with special emphasis on efficiency, precision, and large-scale implementation. We are developing three large-scale analog VLSI chips, all of which work on image-processing problems. Because of their efficiency and regularity, analog computing arrays form the basis of our designs, which use current, charge, and conductance computing modes. We have also investigated the use of floating-gate flash-EEPROM devices for both nonvolatile analog storage and computation.

[1]  Roberto Canegallo,et al.  Flash-based programmable nonlinear capacitor for switched-capacitor implementations of neural networks , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[2]  M. Pasotti,et al.  B/W adaptive image grabber with analog motion vector estimator at 0.3 GOPS , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  M. Degrauwe,et al.  A Micropower CMOS-Instrumentation Amplifier , 1985, IEEE Journal of Solid-State Circuits.

[4]  Gianluca Colli,et al.  Low power, low voltage conductance-mode CMOS analog neuron , 1996, Proceedings of Fifth International Conference on Microelectronics for Neural Networks.

[5]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[6]  Yannis Tsividis,et al.  A reconfigurable VLSI neural network , 1992 .

[7]  Roberto Canegallo,et al.  Ultra-low-power analog associative memory core using flash-EEPROM-based programmable capacitors , 1995, ISLPED '95.

[8]  E. Cosatto,et al.  NET32K high speed image understanding system , 1994, Proceedings of the Fourth International Conference on Microelectronics for Neural Networks and Fuzzy Systems.

[9]  Roberto Guerrieri,et al.  Massively-parallel handwritten character recognition based on the distance transform , 1995, Pattern Recognit..

[10]  John Lazzaro,et al.  Winner-Take-All Networks of O(N) Complexity , 1988, NIPS.

[11]  E. Seevinck,et al.  A versatile CMOS linear transconductor/square-law function , 1987 .