Efficient calibration of binary-weighted networks using a mixed analogue-digital RAM
暂无分享,去创建一个
[1] D.A. Hodges,et al. A self-calibrating 15 bit CMOS A/D converter , 1984, IEEE Journal of Solid-State Circuits.
[2] J. E. Franca,et al. Minimum area analogue-digital calibration network for high-resolution data convertors , 1990 .
[3] A.R. Hamade,et al. A single chip all-MOS 8-bit A/D converter , 1978, IEEE Journal of Solid-State Circuits.
[4] Y. Amemiya,et al. A monolithic 14 bit D/A converter fabricated with a new trimming technique (DOT) , 1984, IEEE Journal of Solid-State Circuits.
[5] G. Temes,et al. Random errors in MOS capacitors , 1982 .
[6] H. Yamada,et al. A 13b integrated circuit ADC , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[7] Gabor C. Temes,et al. Random error effects in matched MOS capacitors and current sources , 1984 .
[8] J. McCreary. Matching properties, and voltage and temperature dependence of MOS capacitors , 1981 .
[9] D. Hodges,et al. Self-calibration technique for A/D converters , 1983 .