Wafer-scale integration and two-level pipelined implementations of systolic arrays

[1]  Abbas El Gamal,et al.  Configuration of VLSI Arrays in the Presence of Defects , 1984, JACM.

[2]  H. T. Kung,et al.  Architecture of the PSC-a programmable systolic chip , 1983, ISCA '83.

[3]  J J Symanski.  NOSC Systolic Processor Testbed. , 1983 .

[4]  Charles E. Leiserson,et al.  Area-Efficient VLSI Computation , 1983 .

[5]  H. T. Kung,et al.  Two-level pipelined systolic array for multidimensional convolution , 1983, Image Vis. Comput..

[6]  John V. McCanny,et al.  CMOS IMPLEMENTATION OF A SYSTOLIC MULTI-BIT CONVOLVER CHIP. , 1983 .

[7]  Yasunori Dohi,et al.  Design of the PSC: a programmable systolic chip , 1983 .

[8]  Frank Thomson Leighton,et al.  Wafer-scale integration of systolic arrays , 1982, 23rd Annual Symposium on Foundations of Computer Science (sfcs 1982).

[9]  David W. L. Yen,et al.  Systolic Processing and an Implementation for Signal and Image Processing , 1982, IEEE Transactions on Computers.

[10]  H. T. Kung,et al.  Matrix Triangularization By Systolic Arrays , 1982, Optics & Photonics.

[11]  Peter J. Varman,et al.  Fault-tolerant wafer-scale architectures for VLSI , 1982, ISCA '82.

[12]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[13]  Charles E. Leiserson,et al.  Optimizing synchronous systems , 1981, 22nd Annual Symposium on Foundations of Computer Science (sfcs 1981).

[14]  R. G. Nelson,et al.  Laser programmable redundancy and yield improvement in a 64K DRAM , 1981 .

[15]  Israel Koren.  A reconfigurable and fault-tolerant VLSI multiprocessor array , 1981, ISCA '81.

[16]  Al Davis,et al.  A Wavefront Notation Tool for VLSI Array Design , 1981 .

[17]  Allan H Anderson.  Restructurable VLSI Program , 1980 .

[18]  H. T. Kung.  Let's Design Algorithms for VLSI Systems , 1979 .

[19]  H. T. Kung,et al.  Direct VLSI Implementation of Combinatorial Algorithms , 1979 .

[20]  H. T. Kung,et al.  Systolic Arrays for (VLSI). , 1978 .

[21]  R.C. Aubusson,et al.  Wafer-scale integration-a fault-tolerant procedure , 1978, IEEE Journal of Solid-State Circuits.

[22]  C. K. Yuen,et al.  Theory and Application of Digital Signal Processing , 1978, IEEE Transactions on Systems, Man, and Cybernetics.

[23]  Frank B. Manning,et al.  An Approach to Highly Integrated, Computer-Maintained Cellular Arrays , 1977, IEEE Transactions on Computers.

[24]  Harold S. Stone,et al.  Parallel Processing with the Perfect Shuffle , 1971, IEEE Transactions on Computers.