QC-LDPC Encoder Structure for IEEE 802.16e/802.11n Standard

Due to the popularity of LDPC (Low Density Parity Codes) in modern communication systems, there is a growing need of LDPC encoder with a faster encoding speed and more application compatibility. In this paper, an efficient QC-LDPC encoder architecture is proposed, which is suitable for both IEEE 802.16e standard and IEEE 802.11n standard. Owing to the special structure of multi-diagonal parity matrices, the inverse matrix is replaced with back substitution. Simplified RU algorithm is applied to the encoder structure, and the parallelism is determined by the row number of parity matrices in the two standards. The proposed architecture has full configurability with concern to code rate and code length. Simulation results confirm that the encoders work successfully from 1/2 rate to 5/6 rate under both two standards. To validate its feasibility, we have tested all code lengths of IEEE 802.11n standard and IEEE 806.12e standard. They all work accurately with the proposed encoder architecture, with the output throughputs ranging between 538 Mbps and 2879 Mbps.

[1]  Victor Fernandez,et al.  Low-cost encoding of IEEE 802.11n , 2008 .

[2]  Chulho Chung,et al.  7.7Gbps encoder design for IEEE 802.11n/ac QC-LDPC codes , 2012, 2012 International SoC Design Conference (ISOCC).

[3]  Fabrice Monteiro,et al.  Configurable and high-throughput architectures for Quasi-cyclic low-density parity-check codes , 2014, 2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[4]  Rüdiger L. Urbanke,et al.  Efficient encoding of low-density parity-check codes , 2001, IEEE Trans. Inf. Theory.

[5]  William Stallings,et al.  Local and Metropolitan Area Networks , 1993 .

[6]  Ying Li,et al.  A Quasi-Parallel Encoder of Quasi-Cyclic LDPC Codes in IEEE 802.16e , 2009, 2009 First International Conference on Information Science and Engineering.

[7]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[8]  Moon Ho Lee,et al.  Efficient Encoding Architecture for IEEE 802.16e LDPC Codes , 2008, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[9]  Bao-ming Bai,et al.  FPGA-based Joint Design of LDPC Encoder and Decoder: FPGA-based Joint Design of LDPC Encoder and Decoder , 2012 .