Packaging a 40-Gbps serial link using a wire-bonded plastic ball grid array
暂无分享,去创建一个
Joungho Kim | Dong Gun Kam | Ho Choi | Jiheon Yu | Kicheol Bae | Choonheung Lee | Joungho Kim | Ho Choi | D. Kam | Jiheon Yu | Kicheol Bae | Choonheung Lee
[1] J. Mayer. Advanced packaging , 1986 .
[2] Chih-Kong Ken Yang,et al. A 0.8-/spl mu/m CMOS 2.5 Gb/s oversampling receiver and transmitter for serial links , 1996 .
[3] William J. Dally,et al. Digital systems engineering , 1998 .
[4] Stephen H. Hall,et al. High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices , 2000 .
[5] Xingling Zhou,et al. Performance of low cost PBGA package for 10 Gb/s applications , 2002, Electrical Performance of Electronic Packaging,.
[6] Joong-Ho Kim,et al. Simulation and design methodology for a 50-Gb/s multiplexer/demultiplexer package , 2002 .
[7] Howard W. Johnson,et al. High Speed Signal Propagation: Advanced Black Magic , 2003 .
[8] R. Emigh. Electrical design for high data rate signals in conventional, BT based PBGA substrates using wire bonded interconnection , 2003, Proceedings of the 5th Electronics Packaging Technology Conference (EPTC 2003).
[9] H.P. Hofstee,et al. Future microprocessors and off-chip SOP interconnect , 2004, IEEE Transactions on Advanced Packaging.
[10] Dong Gun Kam,et al. Twisted differential line structure on high-speed printed circuit boards to reduce crosstalk and radiated emission , 2004 .