Reinforcement learning based scheduling in semiconductor final testing
暂无分享,去创建一个
[1] T. C. Hou,et al. Modelling and resolving the joint problem of capacity expansion and allocation with multiple resources and a limited budget in the semiconductor testing industry , 2003 .
[2] W. L. Pearna,et al. A case study on the multistage IC final testing scheduling problem with reentry , 2004 .
[3] Kimberly P. Ellis,et al. Scheduling of wafer test processes in semiconductor manufacturing , 2004 .
[4] John Moody,et al. Fast Learning in Networks of Locally-Tuned Processing Units , 1989, Neural Computation.
[5] Richard O. Duda,et al. Pattern classification and scene analysis , 1974, A Wiley-Interscience publication.
[6] Richard S. Sutton,et al. Reinforcement Learning: An Introduction , 1998, IEEE Trans. Neural Networks.
[7] R. C. Leachman,et al. Scheduling semiconductor device test operations on multihead testers , 1999 .
[8] Fu-Kwun Wang,et al. Capacity-constrained scheduling for a logic IC final test facility , 2004 .
[9] Shu-Hsing Chung,et al. A case study on the multistage IC final testing scheduling problem with reentry , 2004 .