Exploiting data-level parallelism for energy-efficient implementation of LDPC decoders and DCT on an FPGA
暂无分享,去创建一个
[1] Jason Helge Anderson,et al. Active leakage power optimization for FPGAs , 2006, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Jooheung Lee,et al. Scalable FPGA-based architecture for DCT computation using dynamic partial reconfiguration , 2009, TECS.
[3] Rajesh Kannan Megalingam,et al. Novel Low Power, High Speed Hardware Implementation of 1D DCT/IDCT Using Xilinx FPGA , 2009, 2009 International Conference on Computer Technology and Development.
[4] Steven Trimberger,et al. A 90-nm Low-Power FPGA for Battery-Powered Applications , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] Venkatesh Akella,et al. Improving DSP Performance with a Small Amount of Field Programmable Logic , 2003, FPL.
[6] Li Shang,et al. Dynamic power consumption in Virtex™-II FPGA family , 2002, FPGA '02.
[7] Qiang Wang,et al. Clock power reduction for virtex-5 FPGAs , 2009, FPGA '09.
[8] Hideki Imai,et al. Reduced complexity iterative decoding of low-density parity check codes based on belief propagation , 1999, IEEE Trans. Commun..
[9] R. Guerrieri,et al. Low leakage design of LUT-based FPGAs , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..
[10] Qiang Wang,et al. CAD Techniques for Power Optimization in Virtex-5 FPGAs , 2007, 2007 IEEE Custom Integrated Circuits Conference.
[11] Keshab K. Parhi,et al. Overlapped message passing for quasi-cyclic low-density parity check codes , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[12] Robert G. Gallager,et al. Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.
[13] Russell Tessier,et al. Power-aware FPGA logic synthesis using binary decision diagrams , 2007, FPGA '07.
[14] Viktor K. Prasanna,et al. Energy-efficient signal processing using FPGAs , 2003, FPGA '03.
[15] Chin-Long Wey,et al. Algorithms of Finding the First Two Minimum Values and Their Hardware Implementation , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[16] Zongwang Li,et al. Efficient encoding of quasi-cyclic low-density parity-check codes , 2006, IEEE Trans. Commun..
[17] Shu Lin,et al. Accelerating FPGA-based emulation of quasi-cyclic LDPC codes with vector processing , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[18] Alessandro Forin,et al. Energy reduction with run-time partial reconfiguration (abstract only) , 2010, FPGA '10.
[19] Jason Cong,et al. Architecture evaluation for power-efficient FPGAs , 2003, FPGA '03.
[20] Fei Li,et al. Device and architecture co-optimization for FPGA power reduction , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[21] Russell Tessier,et al. Power-aware RAM mapping for FPGA embedded memory blocks , 2006, FPGA '06.
[22] Tong Zhang,et al. Joint (3,k)-regular LDPC code and decoder/encoder design , 2004, IEEE Transactions on Signal Processing.
[23] Zongwang Li,et al. Efficient encoding of quasi-cyclic low-density parity-check codes , 2005, IEEE Transactions on Communications.
[24] Fei Li,et al. Device and Architecture Cooptimization for FPGA Power Reduction , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[25] Zhongfeng Wang,et al. Low-Complexity High-Speed Decoder Design for Quasi-Cyclic LDPC Codes , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[26] Shu Lin,et al. Memory System Optimization for FPGA-Based Implementation of Quasi-Cyclic LDPC Codes Decoders , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[27] Shu Lin,et al. Near-Shannon-limit quasi-cyclic low-density parity-check codes , 2003, IEEE Transactions on Communications.
[28] Fei Li,et al. FPGA power reduction using configurable dual-Vdd , 2004, Proceedings. 41st Design Automation Conference, 2004..
[29] Guy Lemieux,et al. GlitchLess: Dynamic Power Minimization in FPGAs Through Edge Alignment and Glitch Filtering , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[30] Tim Tuan,et al. Active leakage power optimization for FPGAs , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[31] Alessandro Forin,et al. Energy Reduction with Run-Time Partial Reconfiguration , 2009 .
[32] B.V.K.V. Kumar,et al. Field programmable gate array (FPGA) for iterative code evaluation , 2006, IEEE Transactions on Magnetics.
[33] Shu Lin,et al. FPGA-based low-complexity high-throughput tri-mode decoder for quasi-cyclic LDPC codes , 2009, 2009 47th Annual Allerton Conference on Communication, Control, and Computing (Allerton).
[34] Shu Lin,et al. Near-Shannon-limit quasi-cyclic low-density parity-check codes , 2004, IEEE Trans. Commun..
[35] Mahmut T. Kandemir,et al. Reducing leakage energy in FPGAs using region-constrained placement , 2004, FPGA '04.
[36] Mingjie Lin,et al. Performance Benefits of Monolithically Stacked 3-D FPGA , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[37] Lei Yang,et al. Code construction and FPGA implementation of a low-error-floor multi-rate low-density Parity-check code decoder , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.
[38] Viktor K. Prasanna,et al. Energy- and time-efficient matrix multiplication on FPGAs , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[39] Roger F. Woods,et al. Power efficient DSP datapath configuration methodology for FPGA , 2008, 2008 International Conference on Field Programmable Logic and Applications.
[40] Fei Li,et al. Power modeling and architecture evaluation for FPGA with novel circuits for Vdd programmability , 2005, FPGA '05.
[41] Ali Emre Pusane,et al. Decoders for low-density parity-check convolutional codes with large memory , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[42] Jason Cong,et al. High-Level Power Estimation and Low-Power Design Space Exploration for FPGAs , 2007, 2007 Asia and South Pacific Design Automation Conference.