Modeling of $V_{\rm th}$ Shift in nand Flash-Memory Cell Device Considering Crosstalk and Short-Channel Effects

A threshold-voltage (Vth) shift of sub-100-nm NAND flash-memory cell transistors was modeled systematically, and the modeling was verified by comparing with the data from measurement and 3-D device simulation. The Vth shift of the NAND flash-memory cell was investigated by changing parameters such as gate length, width, drain voltage, dielectric material between cells, space between cells, lightly doped-drain depth, and adjacent-cell bias. The proposed model covers two dominant device physics: capacitance coupling effect between adjacent cells and short-channel effect. Our model showed an accurate prediction of the Vth shift of NAND flash-memory array and a good agreement with the data from simulation and measurement.

[1]  Akihiko Ishitani,et al.  A high capacitive-coupling ratio (HiCR) cell for 3 V-only 64 Mbit and future flash memories , 1993, Proceedings of IEEE International Electron Devices Meeting.

[2]  Rachid Bouchakour,et al.  Modeling of a floating-gate EEPROM cell using a charge sheet approach including variable tunneling capacitance and polysilicon gate depletion effect , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[3]  Joo-Tae Moon,et al.  A highly manufacturable low-k ALD-SiBN process for 60nm NAND flash devices and beyond , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[4]  Jungdal Choi,et al.  Effects of floating-gate interference on NAND flash memory cell operation , 2002 .

[5]  Riichiro Shirota,et al.  A 4 Mb NAND EEPROM with tight programmed V/sub t/ distribution , 1991 .

[6]  L. Albani,et al.  A new compact DC model of floating gate memory cells without capacitive coupling coefficients , 2002 .

[7]  Amy Hsiu-Fen Chou,et al.  Flash Memories , 2000, The VLSI Handbook.

[8]  M. Kawata,et al.  A low voltage operating flash memory cell with high coupling ratio using horned floating gate with fine HSG , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[9]  Piero Olivo,et al.  Flash memory cells-an overview , 1997, Proc. IEEE.

[10]  S.S. Chung,et al.  A Spice-compatible flash EEPROM model feasible for transient and program/erase cycling endurance simulation , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).