Efficient Hardware Implementation of MQ Asymmetric Cipher PMI+ on FPGAs

PMI+ is a Multivariate Quadratic (MQ) public key algorithm used for encryption and decryption operations, and belongs to post quantum cryptography. We designs a hardware on FPGAs to efficiently implement PMI+ in this paper. Our main contributions are that, firstly, a hardware architecture of encryption and decryption of PMI+ is developed, and description of corresponding hardware algorithm is proposed; secondly, basic arithmetic units are implemented with higher efficiency that multiplication, squaring, vector dot product and power operation are implemented in full parallel; and thirdly, an optimized implementation for core module, including optimized large power operation, is achieved. The encryption and decryption hardware of PMI+ is efficiently realized on FPGA by the above optimization and improvement. It is verified by experiments that the designed hardware can complete an encryption operation within 497 clock cycles, and the clock frequency can be up to 145.6MHz, and the designed hardware can complete a decryption operation within 438 clock cycles wherein the clock frequency can be up to 37.04MHz.

[1]  Jintai Ding,et al.  Inoculating Multivariate Schemes Against Differential Attacks , 2006, Public Key Cryptography.

[2]  Jintai Ding,et al.  A New Variant of the Matsumoto-Imai Cryptosystem through Perturbation , 2004, Public Key Cryptography.

[3]  Jean-Pierre Deschamps,et al.  Modular Multiplication and Exponentiation Architectures for Fast RSA Cryptosystem Based on Digit Serial Computation , 2011, IEEE Transactions on Industrial Electronics.

[4]  Bo-Yin Yang,et al.  Multivariate Public Key Cryptography , 2009 .

[5]  Chester Rebeiro,et al.  Pushing the Limits of High-Speed GF(2 m ) Elliptic Curve Scalar Multiplication on FPGAs , 2012, CHES.

[6]  Ralph C. Merkle,et al.  Secrecy, authentication, and public key systems , 1979 .

[7]  Samir Kouro,et al.  Unidimensional Modulation Technique for Cascaded Multilevel Converters , 2009, IEEE Transactions on Industrial Electronics.

[8]  Robert J. McEliece,et al.  A public key cryptosystem based on algebraic coding theory , 1978 .

[9]  Hongzhou Tan,et al.  Area-efficient and ultra-low-power architecture of RSA processor for RFID , 2012 .

[10]  Jason Cong,et al.  IEEE Journal on Emerging and Selected Topics in Circuits and Systems information for authors , 2018, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[11]  Jean-Pierre Deschamps,et al.  Efficient Elliptic Curve Point Multiplication Using Digit-Serial Binary Field Operations , 2013, IEEE Transactions on Industrial Electronics.

[12]  Stefan Heyse,et al.  Efficient Implementations of MQPKS on Constrained Devices , 2012, CHES.

[13]  Christof Paar,et al.  Cryptographic Hardware and Embedded Systems: First InternationalWorkshop, CHES’99 Worcester, MA, USA, August 12–13, 1999 Proceedings , 1999, Lecture Notes in Computer Science.

[14]  Massoud Masoumi,et al.  Novel Architecture for Efficient FPGA Implementation of Elliptic Curve Cryptographic Processor Over ${\rm GF}(2^{163})$ , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Hideki Imai,et al.  Public Quadratic Polynominal-Tuples for Efficient Signature-Verification and Message-Encryption , 1988, EUROCRYPT.

[16]  Johann Großschädl.  High-Speed RSA Hardware Based on Barret's Modular Reduction Method , 2000, CHES.

[17]  Wen-Chung Shen,et al.  Securing M2M With Post-Quantum Public-Key Cryptography , 2013, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[18]  Frederik Vercauteren,et al.  Faster -Arithmetic for Cryptographic Pairings on Barreto-Naehrig Curves , 2009, CHES.

[19]  Jintai Ding,et al.  Cryptanalysis of the new TTS scheme in CHES 2004 , 2006, International Journal of Information Security.

[20]  Andrey Bogdanov,et al.  Fast multivariate signature generation in hardware: The case of rainbow , 2008, 2008 International Conference on Application-Specific Systems, Architectures and Processors.

[21]  Jacques Stern,et al.  Differential Cryptanalysis for Multivariate Schemes , 2005, EUROCRYPT.

[22]  Andrey Bogdanov,et al.  Time-Area Optimized Public-Key Engines: MQ-Cryptosystems as Replacement for Elliptic Curves? , 2008, IACR Cryptol. ePrint Arch..

[23]  Joseph H. Silverman,et al.  NTRU: A Ring-Based Public Key Cryptosystem , 1998, ANTS.

[24]  Akashi Satoh,et al.  Systematic Design of RSA Processors Based on High-Radix Montgomery Multipliers , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  Ingrid Verbauwhede,et al.  BLAKE-512-Based 128-Bit CCA2 Secure Timing Attack Resistant McEliece Cryptoprocessor , 2014, IEEE Transactions on Computers.

[26]  Abdulhadi Shoufan,et al.  A Novel Cryptoprocessor Architecture for the McEliece Public-Key Cryptosystem , 2010, IEEE Transactions on Computers.

[27]  Chen-Mou Cheng,et al.  Implementing Minimized Multivariate PKC on Low-Resource Embedded Systems , 2006, SPC.

[28]  Frederik Vercauteren,et al.  Efficient Hardware Implementation of Fp-Arithmetic for Pairing-Friendly Curves , 2012, IEEE Transactions on Computers.

[29]  Jintai Ding,et al.  High-Speed Hardware Implementation of Rainbow Signature on FPGAs , 2011, PQCrypto.