Analysis of power dissipation in double edge-triggered flip-flops
暂无分享,去创建一个
[1] J. Yuan,et al. Double-edge-triggered D-flip-flops for high-speed CMOS circuits , 1991 .
[2] Farid N. Najm,et al. A survey of power estimation techniques in VLSI circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[3] G. Blair. Low-power double-edge triggered flipflop , 1997 .
[4] Vladimir Stojanovic,et al. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.
[5] Razak Hossain,et al. Low power design using double edge triggered flip-flops , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[6] Hiroshi Kawaguchi,et al. A reduced clock-swing flip-flop (RCSFF) for 63% power reduction , 1998, IEEE J. Solid State Circuits.
[7] Milos D. Ercegovac,et al. A novel CMOS implementation of double-edge-triggered flip-flops , 1990 .
[8] Victor V. Zyuban,et al. Application of STD to latch-power estimation , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[9] Peter M. Kogge,et al. Transition Graph Methodology for Estimating Power Dissipation and its Application to Latch Design , 1996 .
[10] Tomás Lang,et al. Individual flip-flops with gated clocks for low power datapaths , 1997 .
[11] Nogawa,et al. A Data-transition Look-ahead DFF Circuit For Statistical Reduction In Power Consumption , 1997 .
[12] A. Gago,et al. Reduced implementation of D-type DET flip-flops , 1993 .