Numerical and Experimental Investigation of Thermomechanical Deformation in High-Aspect-Ratio Electroplated Through-Silicon Vias

In this paper we present the numerical and experimental analysis of thermomechanical deformation in high-aspect-ratio copper electroplated through-silicon vias (TSVs), which were fabricated by deep reactive ion etching, thermal oxidation, and bottom-up electroplating processes. Later, these TSVs were subjected to thermal cyclic loading of 25-125°C. Due to the significant mismatch in the coefficients of thermal expansion of silicon and copper, thermomechanical stress was generated at the copper-silicon interface. Detailed investigation of this stress is of prime importance as it is one of the main root-causes behind the crack formation and dielectric delamination at the interface. A three-dimensional finite element model of the copper-filled TSVs was built and simulation was performed to predict the theoretical distribution of thermomechanical deformation. A noncontact digital image speckle correlation technique was used for the in situ measurement of the thermal deformation and the thermomechanical stress. Thermomechanical shear strain at the copper-silicon oxide-silicon interface was found to be the significant deformation mode in these TSVs.

[1]  W. F. Ranson,et al.  Applications of digital-image-correlation techniques to experimental mechanics , 1985 .

[2]  Jianmin Miao,et al.  Through-wafer electroplated copper interconnect with ultrafine grains and high density of nanotwins , 2007 .

[3]  G. Craciun,et al.  Through-wafer copper electroplating for three-dimensional interconnects , 2002 .

[4]  J. Miao,et al.  Mechanical and microstructural characterization of high aspect ratio through-wafer electroplated copper interconnects , 2007 .

[5]  Alain Cornet,et al.  Measurement of the thermomechanical strain of electronic devices by shearography , 2000 .

[6]  R.R. Tummala,et al.  SOP: what is it and why? A new microsystem-integration technology paradigm-Moore's law for system integration of miniaturized convergent systems of the next decade , 2004, IEEE Transactions on Advanced Packaging.

[7]  Yu-Lin Shen,et al.  Thermomechanical response and stress analysis of copper interconnects , 2003 .

[8]  Lei Lu,et al.  Ultrahigh Strength and High Electrical Conductivity in Copper , 2004, Science.

[9]  H.L.J. Pang,et al.  In-situ micro-digital image speckle correlation technique for characterization of materials' properties and verification of numerical models , 2004, IEEE Transactions on Components and Packaging Technologies.

[10]  Mumin Song,et al.  Overview of three-dimensional shape measurement using optical methods , 2000 .

[11]  J. Miao,et al.  Aspect-Ratio-Dependent Copper Electrodeposition Technique for Very High Aspect-Ratio Through-Hole Plating , 2006 .

[12]  H. Lu,et al.  Applications of Digital Speckle Correlation to Microscopic Strain Measurement and Materials’ Property Characterization , 1998 .

[13]  K. N. Subramanian,et al.  Mechanical characterization of Sn‐3.5Ag solder joints at various temperatures , 2003 .

[14]  Jianmin Miao,et al.  High Aspect Ratio Vertical Through-Vias for 3D MEMS Packaging Applications by Optimized Three-Step Deep RIE , 2008 .

[15]  B. Z. Hong Analysis of thermomechanical interactions in a miniature solder system under cyclic fatigue loading , 1999 .

[16]  G. Kompa,et al.  Thermomechanical stress analysis and measurement in quasi-monolithic integration technology (QMIT) , 2005, IEEE Transactions on Device and Materials Reliability.

[17]  J. H. Dautzenberg,et al.  Mechanical measurement of the residual stress in thin PVD films , 1995 .

[18]  Bernd Michel,et al.  MicroDAC strain measurement for electronics packaging structures , 2001 .

[19]  Jianmin Miao,et al.  Study of surface treatment processes for improvement in the wettability of silicon-based materials used in high aspect ratio through-via copper electroplating , 2007 .

[20]  M. Sutton,et al.  High-temperature deformation measurements using digital-image correlation , 1996 .

[21]  S. Dilhaire,et al.  Thermomechanical effects in metal lines on integrated circuits analysed with a differential polarimetric interferometer , 1998 .

[22]  S. Oh,et al.  High-Aspect-Ratio Copper Via Filling Used for Three-Dimensional Chip Stacking , 2003 .

[23]  Keith A. Jenkins,et al.  Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch chip interconnection , 2005, IBM J. Res. Dev..

[24]  C. Basaran,et al.  Thermomechanical Stress Analysis of Multi-Layered Electronic Packaging , 2003 .

[25]  Panayotis C. Andricacos,et al.  Damascene copper electroplating for chip interconnections , 1998, IBM J. Res. Dev..

[26]  B. Wattrisse,et al.  Analysis of strain localization during tensile tests by digital image correlation , 2001 .

[27]  Jianmin Miao,et al.  Fabrication of high aspect ratio 35 μm pitch through-wafer copper interconnects by electroplating for 3-D wafer stacking , 2006 .

[28]  Colin Walker,et al.  A historical review of moiré interferometry , 1994 .