Computer architecture for digital signal processing

In this paper, a comprehensive overview of Computer Architecture for Digital Signal Processing is given. Such architectures are seen as the result of constraining influences from the nature of digital signal processing algorithms, architectural techniques including appropriate choice of primitive elements, the underlying digital system technology, and programming languages for digital signal processing. Following a consideration of these influences, several examples are given ranging from chips through board level processors, to attached support processors with very high throughput. Trends for the future are discussed throughout the paper.

[1]  Franco P. Preparata,et al.  Digital Filtering in VLSI , 1986, Aegean Workshop on Computing.

[2]  Bryan D. Ackland,et al.  An integrated multiprocessing array for time warp pattern matching , 1981, ISCA '81.

[3]  Balde.  IEEE Computer Packaging Committee Spring Packaging Workshop , 1984 .

[4]  Carol Lochbaum,et al.  A block diagram compiler , 1961 .

[5]  J. Allen,et al.  Computer architecture for signal processing , 1975, Proceedings of the IEEE.

[6]  Ronald L. Rivest.  The "PI" (Placement And Interconnect) System , 1982, 19th Design Automation Conference.

[7]  Steven L. Garverick,et al.  A wafer scale integration systolic processor for connected word recognition , 1984, ICASSP.

[8]  William B. Ackerman,et al.  Data Flow Languages , 1899, Computer.

[9]  Vasilii Zhakarov.  Parallelism and Array Processing , 1984, IEEE Trans. Computers.

[10]  David W. L. Yen,et al.  Systolic Processing and an Implementation for Signal and Image Processing , 1982, IEEE Transactions on Computers.

[11]  Charles E. Leiserson,et al.  Optimizing synchronous systems , 1981, 22nd Annual Symposium on Foundations of Computer Science (sfcs 1981).

[12]  Sun-Yuan Kung.  On supercomputing with systolic/wavefront array processors , 1984, Proceedings of the IEEE.

[13]  Douglas B Paul,et al.  A Design Study for an Easily Programmable, High-Speed Processor with a General-Purpose Architecture , 1980 .

[14]  H. Ishikawa,et al.  A GaAs 16×16b parallel multiplier using self alignment technology , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[15]  Samuel J. Mason,et al.  Feedback Theory-Some Properties of Signal Flow Graphs , 1953, Proceedings of the IRE.

[16]  Jack E. Volder.  The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..

[17]  Joos Vandewalle,et al.  Efficient CAD tools for the coefficient optimisation of arbitrary integrated digital filters , 1984, ICASSP.

[18]  G. A. Frank,et al.  A systolic processor for signal processing , 1982, AFIPS '82.

[19]  Robert W. Brodersen,et al.  A dynamic time warp IC for a one thousand word recognition system , 1984, ICASSP.

[20]  R. M. Tomasulo,et al.  An efficient algorithm for exploiting multiple arithmetic units , 1995 .

[21]  S. Chiba,et al.  Dynamic programming algorithm optimization for spoken word recognition , 1978 .

[22]  Thomas Kailath,et al.  Orthogonal digital filters for VLSI implementation , 1984 .

[23]  H. J. Whitehouse,et al.  Signal Processing Technology Overview , 1982, Optics & Photonics.

[24]  John A. Darringer,et al.  A New Look at Logic Synthesis , 1980, 17th Design Automation Conference.

[25]  Arvind,et al.  Two Fundamental Issues in Multiprocessing: The Dataflow Solution. , 1983 .

[26]  Gary E. Kopec.  The signal representation language SRL , 1983, ICASSP.

[27]  Peter B. Denyer,et al.  Case studies in VLSI signal processing using a silicon compiler , 1983, ICASSP.

[28]  S. Tewksbury,et al.  LSI signal processor architecture for telecommunications applications , 1982 .

[29]  Charles M. Rader,et al.  Digital processing of signals , 1983 .

[30]  L. Robert Morris,et al.  Automatic generation of time efficient digital signal processing software , 1976, ICASSP.

[31]  Peter R. Cappello,et al.  Unifying VLSI Array Designs with Geometric Transformations , 1983, International Conference on Parallel Processing.

[32]  S. J. Mason.  Feedback Theory-Further Properties of Signal Flow Graphs , 1956, Proceedings of the IRE.

[33]  Charles E. Leiserson,et al.  Area-Efficient VLSI Computation , 1983 .

[34]  J. E. Thornton,et al.  Parallel operation in the control data 6600 , 1964, AFIPS '64 (Fall, part II).