论文信息 - A 14mW Fractional-N PLL Modulator with an Enhanced Digital Phase Detector and Frequency Switching Scheme

A 14mW Fractional-N PLL Modulator with an Enhanced Digital Phase Detector and Frequency Switching Scheme

A 2.2GHz fractional-N synthesizer with a digital phase detector and a dual switching scheme is presented. An additional feedback loop incorporating phase oversampling helps to achieve a measured noise performance of -133dBc (-106dBc) at a 10MHz (1 MHz) offset. The MSK modulation rate is 927.5kb/s. The 0.7mm2 prototype IC, implemented in a 0.13mum CMOS process, consumes 14mW from a 1.4V supply.

Michael P. Flynn | Mark A. Ferriss

[1] P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[2] C.S. Vaucher,et al. A family of low-power truly modular programmable dividers in standard 0.35-/spl mu/m CMOS technology , 2000, IEEE Journal of Solid-State Circuits.

[3] M. Simon,et al. A quad-band low power single chip direct conversion CMOS transceiver with /spl Sigma//spl Delta/-modulation loop for GSM , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[4] T. Riley,et al. Delta-sigma modulation in fractional-N frequency synthesis , 1993 .

[5] Poras T. Balsara,et al. 1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6] Michael H. Perrott. Techniques for high data rate modulation and low power operation of fractional-N frequency synthesizers , 1997 .