Error resilient MIMO detector for memory-dominated wireless communication systems
暂无分享,去创建一个
[1] Christian Bernard,et al. A 477mW NoC-based digital baseband for MIMO 4G SDR , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[2] David Gesbert,et al. From theory to practice: an overview of MIMO space-time coded wireless systems , 2003, IEEE J. Sel. Areas Commun..
[3] Kaushik Roy,et al. Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[4] Tong Zhang,et al. A 1.1-Gb/s 115-pJ/bit Configurable MIMO Detector Using 0.13- $\mu\hbox{m}$ CMOS Technology , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.
[5] Ahmed M. Eltawil,et al. A Radius Adaptive K-Best Decoder With Early Termination: Algorithm and VLSI Architecture , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.
[6] Ming-Chang Tsai,et al. BRAINS: a BIST compiler for embedded memories , 2000, Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.
[7] Jan M. Rabaey,et al. Digital Integrated Circuits: A Design Perspective , 1995 .
[8] Naresh R. Shanbhag,et al. Energy-efficiency bounds for deep submicron VLSI systems in the presence of noise , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[9] Kiarash Amiri,et al. A Unified Hardware and Channel Noise Model for Communication Systems , 2010, 2010 IEEE Global Telecommunications Conference GLOBECOM 2010.
[10] Rouwaida Kanj,et al. Cross Layer Error Exploitation for Aggressive Voltage Scaling , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).
[11] Ahmed M. Eltawil,et al. Improving effective yield through error tolerant system design , 2005, 2005 12th IEEE International Conference on Electronics, Circuits and Systems.
[12] Markus Rupp,et al. Simulating the Long Term Evolution physical layer , 2009, 2009 17th European Signal Processing Conference.
[13] Kiarash Amiri,et al. A combined channel and hardware noise resilient Viterbi decoder , 2010, 2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers.