The third generation verification technology based SOC debugging

Co-verification technologies are characterized by two inherently conflicting issues: signal observability and simulation performance. To overcome these limitations, we proposed a run-time RTL debugging methodology for FPGA-based co-simulation as well as debugging methodology for a FPGA emulator with testbench synthesis engine. The first method provides internal nodes probing on an event-driven co-simulation platform and achieves full observability for DUT with better simulation performance. In the second method, the proposed testbench synthesis engine is built by hardware constructs in terms of Verilog IEEE Simulation Model to correspond with the testbench. Internal nodes are hardware-wired to DUT top-level during compilation, then sampled continuously by a sample logic into on-chip storage device (e.g. Block RAM, SDRAM and etc). Thus better observability can be achieved without stopping of DUT clock.

[1]  Chong-Min Kyung,et al.  A new RTL debugging methodology in FPGA-based verification platform , 2004, Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits.

[2]  Young-Il Kim,et al.  Automatic translation of behavioral testbench for fully accelerated simulation , 2004, ICCAD 2004.

[3]  Ian Kaplan,et al.  A reconfigurable logic machine for fast event-driven simulation , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[4]  Siamak Mohammadi,et al.  Generating RTL Synthesizable Code from Behavioral Testbenches for Hardware-Accelerated Verification , 2008, 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools.

[5]  Robert W. Brodersen,et al.  An integrated debugging environment for FPGA computing platforms , 2008, FPGA '08.

[6]  Stefanie Mayer,et al.  Integrating Logic Analyzer Functionality into VHDL Designs , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.

[7]  Ioannis Papaefstathiou,et al.  Efficient Testbench Code Synthesis for a Hardware Emulator System , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[8]  Ho Fai Ko,et al.  Register-transfer level functional scan for hierarchical designs , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[9]  Chien-Nan Jimmy Liu,et al.  A snapshot method to provide full visibility for functional debugging using FPGA , 2004, 13th Asian Test Symposium.

[10]  Ioannis Papaefstathiou,et al.  Accelerating Emulation and Providing Full Chip Observability and Controllability , 2009, IEEE Design & Test of Computers.

[11]  Young-Il Kim,et al.  TPartition: testbench partitioning for hardware-accelerated functional verification , 2004, IEEE Design & Test of Computers.

[12]  P. Ellervee,et al.  Open Source On-Chip Logic Analyzer for FPGA-s , 2006, 2006 International Biennial Baltic Electronics Conference.

[13]  Zachary K. Baker,et al.  In-situ FPGA Debug Driven by On-Board Microcontroller , 2009, 2009 17th IEEE Symposium on Field Programmable Custom Computing Machines.

[14]  Pallab Dasgupta,et al.  Synthesis of System Verilog Assertions , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[15]  W. Li,et al.  Hierarchy Communication Channel in Transaction-Level Hardware/Software Co-emulation System , 2008, 2008 Ninth International Workshop on Microprocessor Test and Verification.

[16]  A. W. Ruan,et al.  A HW/SW Co-Verification Technique for Field Programmable Gate Array (FPGA) Test , 2009, 2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis.

[17]  Nilanjan Mukherjee,et al.  On RTL scan design , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[18]  L. Garcia,et al.  Remote logic analyzer implemented on FPGA , 2008, 2008 Argentine School of Micro-Nanoelectronics, Technology and Applications.