SRAM Read/Write Margin Enhancements Using FinFETs

Process-induced variations and sub-threshold leakage in bulk-Si technology limit the scaling of SRAM into sub-32 nm nodes. New device architectures are being considered to improve control and reduce short channel effects. Among the likely candidates, FinFETs are the most attractive option because of their good scalability and possibilities for further SRAM performance and yield enhancement through independent gating. The enhancements to read/write margins and yield are investigated in detail for two cell designs employing independently gated FinFETs. It is shown that FinFET-based 6-T SRAM cells designed with pass-gate feedback (PGFB) achieve significant improvements in the cell read stability without area penalty. The write-ability of the cell can be improved through the use of pull-up write gating (PUWG) with a separate write word line (WWL). The benefits of these two approaches are complementary and additive, allowing for simultaneous read and write yield enhancements when the PGFB and PUWG designs are used in combination.

[1]  J. Kedzierski,et al.  A functional FinFET-DGCMOS SRAM cell , 2002, Digest. International Electron Devices Meeting,.

[2]  Kaushik Roy,et al.  FinFET Based SRAM Design for Low Standby Power Applications , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[3]  Vivek De,et al.  Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[4]  S. Kosonocky,et al.  Fluctuation limits & scaling opportunities for CMOS SRAM cells , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[5]  Jean-Pierre Colinge,et al.  Multiple-gate SOI MOSFETs: device design guidelines , 2002 .

[6]  M. Motoyoshi,et al.  A novel 6T-SRAM cell technology designed with rectangular patterns scalable beyond 0.18 /spl mu/m generation and desirable for ultra high speed operation , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[7]  I. Aller,et al.  FinFET SRAM for high-performance low-power applications , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[8]  H. Pilo,et al.  An SRAM Design in 65-nm Technology Node Featuring Read and Write-Assist Circuits to Expand Operating Voltage , 2007, IEEE Journal of Solid-State Circuits.

[9]  A. Vandooren,et al.  CMOS Vertical Multiple Independent Gate Field Effect Transistor (MIGFET) , 2004, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573).

[10]  M. Yamaoka,et al.  Low power SRAM menu for SOC application using Yin-Yang-feedback memory cell technology , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[11]  S.Y. Han,et al.  Static noise margin of the full DG-CMOS SRAM cell using bulk FinFETs (Omega MOSFETs) , 2003, IEEE International Electron Devices Meeting 2003.

[12]  C. Morganti,et al.  The asynchronous 24MB on-chip level-3 cache for a dual-core Itanium/sup /spl reg//-family processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[13]  Rajiv V. Joshi,et al.  A High-Performance, Low Leakage, and Stable SRAM Row-Based Back-Gate Biasing Scheme in FinFET Technology , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[14]  B. Nikolic,et al.  FinFET SRAM with Enhanced Read / Write Margins , 2006, 2006 IEEE international SOI Conferencee Proceedings.

[15]  Tsu-Jae King,et al.  Full/partial depletion effects in FinFETs , 2004, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573).

[16]  Kaushik Roy,et al.  Leakage and process variation effects in current testing on future CMOS circuits , 2002, IEEE Design & Test of Computers.

[17]  M. Ieong,et al.  Investigation of FinFET Devices for 32nm Technologies and Beyond , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[18]  H.-S.P. Wong,et al.  Experimental evaluation of carrier transport and device design for planar symmetric/asymmetric double-gate/ground-plane CMOSFETs , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[19]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[20]  T. Nirschl,et al.  Yield and speed optimization of a latch-type voltage sense amplifier , 2004, IEEE Journal of Solid-State Circuits.

[21]  Ching-Te Chuang,et al.  Independent-Gate Controlled Asymmetrical SRAM Cells in Double-Gate MOSFET Technology for Improved READ Stability , 2006 .

[22]  Joachim Keinert,et al.  Scaling beyond the 65 nm node with FinFET-DGCMOS , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[23]  Jan M. Rabaey,et al.  SRAM leakage suppression by minimizing standby supply voltage , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[24]  J. Bokor,et al.  Quasi-planar NMOS FinFETs with sub-100 nm gate lengths , 2001, Device Research Conference. Conference Digest (Cat. No.01TH8561).

[25]  Chenming Hu,et al.  Ultrathin-body SOI MOSFET for deep-sub-tenth micron era , 2000, IEEE Electron Device Letters.

[26]  K. Takeuchi,et al.  A study of the threshold voltage variation for ultra-small bulk and SOI CMOS , 2001 .

[27]  Michel Haond,et al.  Validated 90nm CMOS technology platform with low-k copper interconnects for advanced system-on-chip (SoC) , 2002, Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002).

[28]  J. G. Fossum,et al.  Analytical modeling of quantization and volume inversion in thin Si-film DG MOSFETs , 2002 .

[29]  N. Vallepalli,et al.  A 3-GHz 70-mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply , 2005, IEEE Journal of Solid-State Circuits.

[30]  J. Colinge.  Reduction of floating substrate effect in thin-film SOI MOSFETs , 1986 .

[31]  O. Gluschenkov,et al.  Performance dependence of CMOS on silicon substrate orientation for ultrathin oxynitride and HfO2 gate dielectrics , 2003, IEEE Electron Device Letters.

[32]  Zheng Guo,et al.  FinFET-based SRAM design , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[33]  Leland Chang,et al.  A 5.3GHz 8T-SRAM with Operation Down to 0.41V in 65nm CMOS , 2007, 2007 IEEE Symposium on VLSI Circuits.

[34]  F. Horiguchi,et al.  New effects of trench isolated transistor using side-wall gates , 1987, 1987 International Electron Devices Meeting.

[35]  Chenming Hu,et al.  A 65nm node strained SOI technology with slim spacer , 2003, IEEE International Electron Devices Meeting 2003.

[36]  J. Colinge,et al.  Silicon-on-insulator 'gate-all-around device' , 1990, International Technical Digest on Electron Devices.

[37]  C. Pacha,et al.  Layout options for stability tuning of SRAM cells in multi-gate-FET technologies , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[38]  S. Burns,et al.  An SRAM Design in 65nm and 45nm Technology Nodes Featuring Read and Write-Assist Circuits to Expand Operating Voltage , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[39]  C. Wann,et al.  SRAM cell design for stability methodology , 2005, IEEE VLSI-TSA International Symposium on VLSI Technology, 2005. (VLSI-TSA-Tech)..

[40]  H. Ishiuchi,et al.  Embedded Bulk FinFET SRAM Cell Technology with Planar FET Peripheral Circuit for hp32 nm Node and Beyond , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[41]  M. Bohr,et al.  A fully synchronized, pipelined, and re-configurable 50 Mb SRAM on 90 nm CMOS technology for logic applications , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[42]  Kaushik Roy,et al.  Design of high performance sense amplifier using independent gate control in sub-50nm double-gate MOSFET , 2005, Sixth international symposium on quality electronic design (isqed'05).

[43]  Jean-Pierre Colinge,et al.  Silicon-on-insulator 'gate-all-around' MOS device , 1990, 1990 IEEE SOS/SOI Technology Conference. Proceedings.

[44]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[45]  V. Trivedi,et al.  Pragmatic design of nanoscale multi-gate CMOS , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..