The Olympus synthesis system

A description is given of the Olympus synthesis system for digital design, a vertically integrated set of tools for multilevel synthesis, technology mapping, and simulation. The system includes behavioral, structural, and logic synthesis tools, and provides technology mapping and simulation. Since it is targeted for semicustom implementations, its output is in terms of gate netlists. Instead of supporting placement and routing tools, Olympus provides an interface to standard physical design tools. The system supports the synthesis of ASICs (application specific integrated circuits) from behavioral descriptions written in a hardware description language called HardwareC. Two internal models represent the hardware at different levels of abstraction and provide a way to pass design information among different tools. Olympus has been used to design three ASIC chips, and has been tested against benchmark circuits for high-level and logic synthesis.<<ETX>>

[1]  Wolfgang Rosenstiel,et al.  Synthesizing circuits from behavioural descriptions , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Daniel Gajski,et al.  VHDL Synthesis Using Structured Modeling , 1989, 26th ACM/IEEE Design Automation Conference.

[3]  Giovanni De Micheli,et al.  Technology mapping using Boolean matching and don't care sets , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[4]  M.C. McFarland.  Using Bottom-Up Design Techniques in the Synthesis of Digital Hardware from Abstract Behavioral Descriptions , 1986, 23rd ACM/IEEE Design Automation Conference.

[5]  Donald E. Thomas,et al.  Algorithmic and Register-Transfer Level Synthesis: The System Architect's Workbench , 1989 .

[6]  David Lawrence Johannsen.  Silicon compilation , 1989 .

[7]  G. De Micheli,et al.  Computer-aided synthesis of a bi-dimensional discrete cosine transform chip , 1989, IEEE International Symposium on Circuits and Systems,.

[8]  Alice C. Parker,et al.  MAHA: A Program for Datapath Synthesis , 1986, DAC 1986.

[9]  Giovanni De Micheli,et al.  Relative scheduling under timing constraints , 1991, DAC '90.

[10]  David B. Kasle.  High Resolution Decoding Techniques And Single-Chip Decoders For Multi-Anode Microchannel Arrays , 1989, Optics & Photonics.

[11]  G. De Micheli,et al.  Design of digital audio input output chip , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[12]  G. De Micheli,et al.  High-level synthesis and optimization strategies in Hercules and Hebe , 1990, [Proceedings] EURO ASIC `90.

[13]  Alberto Sangiovanni-Vincentelli,et al.  Design systems for VLSI circuits : logic synthesis and silicon compilation , 1987 .

[14]  G. DeMicheli,et al.  Automatic layout and optimization of static CMOS cells , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[15]  Robert K. Brayton,et al.  MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  David C. Ku,et al.  HardwareC -- A Language for Hardware Design (Version 2.0) , 1990 .

[17]  Kurt Keutzer.  DAGON: Technology Binding and Local Optimization by DAG Matching , 1987, DAC.