Silicon synaptic transistor for hardware-based spiking neural network and neuromorphic system

Brain-inspired neuromorphic systems have attracted much attention as new computing paradigms for power-efficient computation. Here, we report a silicon synaptic transistor with two electrically independent gates to realize a hardware-based neural network system without any switching components. The spike-timing dependent plasticity characteristics of the synaptic devices are measured and analyzed. With the help of the device model based on the measured data, the pattern recognition capability of the hardware-based spiking neural network systems is demonstrated using the modified national institute of standards and technology handwritten dataset. By comparing systems with and without inhibitory synapse part, it is confirmed that the inhibitory synapse part is an essential element in obtaining effective and high pattern classification capability.

[1]  Byung-Gook Park,et al.  Compact Neuromorphic System With Four-Terminal Si-Based Synaptic Devices for Spiking Neural Networks , 2017, IEEE Transactions on Electron Devices.

[2]  Sungho Kim,et al.  Pattern Recognition Using Carbon Nanotube Synaptic Transistors with an Adjustable Weight Update Protocol. , 2017, ACS nano.

[3]  Yiran Chen,et al.  Forgetting memristor based neuromorphic system for pattern training and recognition , 2017, Neurocomputing.

[4]  Pritish Narayanan,et al.  Neuromorphic computing using non-volatile memory , 2017 .

[5]  J. Yang,et al.  Memristors with diffusive dynamics as synaptic emulators for neuromorphic computing. , 2017, Nature materials.

[6]  Kan-Hao Xue,et al.  Mimicking the brain functions of learning, forgetting and explicit/implicit memories with SrTiO3-based memristive devices. , 2016, Physical chemistry chemical physics : PCCP.

[7]  Min-Chul Sun,et al.  Simulation Study on Silicon-Based Floating Body Synaptic Transistor with Short- and Long-Term Memory Functions and Its Spike Timing-Dependent Plasticity , 2016 .

[8]  Hyunsang Hwang,et al.  TiOx-Based RRAM Synapse With 64-Levels of Conductance and Symmetric Conductance Change by Adopting a Hybrid Pulse Scheme for Neuromorphic Computing , 2016, IEEE Electron Device Letters.

[9]  H. Hwang,et al.  Optimized Programming Scheme Enabling Linear Potentiation in Filamentary HfO2 RRAM Synapse for Neuromorphic Systems , 2016, IEEE Transactions on Electron Devices.

[10]  Doo Seok Jeong,et al.  Neuromorphic Computing: Memristors for Energy‐Efficient New Computing Paradigms (Adv. Electron. Mater. 9/2016) , 2016 .

[11]  D. Jeong,et al.  Memristors for Energy‐Efficient New Computing Paradigms , 2016 .

[12]  E. Eleftheriou,et al.  All-memristive neuromorphic computing with level-tuned neurons , 2016, Nanotechnology.

[13]  Kaushik Roy,et al.  Magnetic Tunnel Junction Based Long-Term Short-Term Stochastic Synapse for a Spiking Neural Network with On-Chip STDP Learning , 2016, Scientific Reports.

[14]  Byung-Gook Park,et al.  Asymmetric dual-gate-structured one-transistor dynamic random access memory cells for retention characteristics improvement , 2016 .

[15]  Peng Zhou,et al.  Resistive Switching and Synaptic Behaviors of TaN/Al2O3/ZnO/ITO Flexible Devices With Embedded Ag Nanoparticles , 2016, IEEE Electron Device Letters.

[16]  Runchen Fang,et al.  A CMOS-compatible electronic synapse device based on Cu/SiO2/W programmable metallization cells , 2016, Nanotechnology.

[17]  Byung-Gook Park,et al.  Neuromorphic System Based on CMOS Inverters and Si-Based Synaptic Device. , 2016, Journal of nanoscience and nanotechnology.

[18]  Jinfeng Kang,et al.  Metal oxide resistive random access memory based synaptic devices for brain-inspired computing , 2016 .

[19]  Alessandro Calderoni,et al.  Neuromorphic Learning and Recognition With One-Transistor-One-Resistor Synapses and Bistable Metal Oxide RRAM , 2016, IEEE Transactions on Electron Devices.

[20]  Byung-Gook Park,et al.  Silicon-Based Floating-Body Synaptic Transistor With Frequency-Dependent Short- and Long-Term Memories , 2016, IEEE Electron Device Letters.

[21]  Qing Wan,et al.  Short-Term Plasticity and Synaptic Filtering Emulated in Electrolyte-Gated IGZO Transistors , 2016, IEEE Electron Device Letters.

[22]  Farnood Merrikh-Bayat,et al.  Self-Adaptive Spike-Time-Dependent Plasticity of Metal-Oxide Memristors , 2015, Scientific Reports.

[23]  R. Jordan,et al.  NVM neuromorphic core with 64k-cell (256-by-256) phase change memory synaptic array with on-chip neuron circuits for continuous in-situ learning , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[24]  Yang Hui Liu,et al.  Freestanding Artificial Synapses Based on Laterally Proton‐Coupled Transistors on Chitosan Membranes , 2015, Advanced materials.

[25]  Byung-Gook Park,et al.  Multi-threshold voltages in ultra thin-body devices by asymmetric dual-gate structure , 2015 .

[26]  You Zhou,et al.  Mott Memory and Neuromorphic Devices , 2015, Proceedings of the IEEE.

[27]  Yu-Fen Wang,et al.  Characterization and Modeling of Nonfilamentary Ta/TaOx/TiO2/Ti Analog Synaptic Device , 2015, Scientific Reports.

[28]  S. Jo,et al.  Cross-Point Resistive RAM Based on Field-Assisted Superlinear Threshold Selector , 2015, IEEE Transactions on Electron Devices.

[29]  Jongin Kim,et al.  Electronic system with memristive synapses for pattern recognition , 2015, Scientific Reports.

[30]  Byoung Hun Lee,et al.  Neuromorphic Hardware System for Visual Pattern Recognition With Memristor Array and CMOS Neuron , 2015, IEEE Transactions on Industrial Electronics.

[31]  Yukihiro Kaneko,et al.  Supervised Learning Using Spike-Timing-Dependent Plasticity of Memristive Synapses , 2015, IEEE Transactions on Neural Networks and Learning Systems.

[32]  Farnood Merrikh-Bayat,et al.  Training and operation of an integrated neuromorphic network based on metal-oxide memristors , 2014, Nature.

[33]  Samee Ullah Khan,et al.  The optical character recognition of Urdu-like cursive scripts , 2014, Pattern Recognit..

[34]  Yiran Chen,et al.  Memristor Crossbar-Based Neuromorphic Computing System: A Case Study , 2014, IEEE Transactions on Neural Networks and Learning Systems.

[35]  Jian Shi,et al.  A correlated nickelate synaptic transistor , 2013, Nature Communications.

[36]  Byoung Hun Lee,et al.  Nanoscale RRAM-based synaptic electronics: toward a neuromorphic computing device , 2013, Nanotechnology.

[37]  Shimeng Yu,et al.  Synaptic electronics: materials, devices and applications , 2013, Nanotechnology.

[38]  Byung-Gook Park,et al.  Three-Dimensional NAND Flash Memory Based on Single-Crystalline Channel Stacked Array , 2013, IEEE Electron Device Letters.

[39]  Fabien Alibart,et al.  Pattern classification by memristive crossbar circuits using ex situ and in situ training , 2013, Nature Communications.

[40]  C. Cattani,et al.  On the Fractal Geometry of DNA by the Binary Image Analysis , 2013, Bulletin of mathematical biology.

[41]  T. Serrano-Gotarredona,et al.  A Proposal for Hybrid Memristor-CMOS Spiking Neuromorphic Learning Systems , 2013, IEEE Circuits and Systems Magazine.

[42]  D. Querlioz,et al.  Immunity to Device Variations in a Spiking Neural Network With Memristive Nanodevices , 2013, IEEE Transactions on Nanotechnology.

[43]  Tae Geun Kim,et al.  Substrate-Bias Assisted Hot Electron Injection Method for High-Speed, Low-Voltage, and Multi-Bit Flash Memories , 2011 .

[44]  Byung-Gook Park,et al.  Single-Crystalline Si STacked ARray (STAR) NAND Flash Memory , 2011, IEEE Transactions on Electron Devices.

[45]  Jong-Ho Lee,et al.  Single-Crystalline Si STacked ARray (STAR) , 2011 .

[46]  Indranil Saha,et al.  journal homepage: www.elsevier.com/locate/neucom , 2022 .

[47]  Paul E. Hasler,et al.  Floating gate synapses with spike time dependent plasticity , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[48]  Timothée Masquelier,et al.  Competitive STDP-Based Spike Pattern Learning , 2009, Neural Computation.

[49]  Jonathan R. Whitlock,et al.  Learning Induces Long-Term Potentiation in the Hippocampus , 2006, Science.

[50]  Y. Ohji,et al.  Compact modeling of a flash memory cell including substrate-bias-dependent hot-electron gate current , 2004, IEEE Transactions on Electron Devices.

[51]  Y. Dan,et al.  Spike-timing-dependent synaptic modification induced by natural spike trains , 2002, Nature.

[52]  Sander M. Bohte,et al.  Unsupervised clustering with spiking neurons by sparse temporal coding and multilayer RBF networks , 2002, IEEE Trans. Neural Networks.

[53]  Sander M. Bohte,et al.  Error-backpropagation in temporally encoded networks of spiking neurons , 2000, Neurocomputing.

[54]  Dan Roth,et al.  Constraint Classification for Multiclass Classification and Ranking , 2002, NIPS.

[55]  E. Kandel.  The Molecular Biology of Memory Storage: A Dialogue Between Genes and Synapses , 2001, Science.

[56]  Geoffrey E. Hinton,et al.  Recognizing Hand-written Digits Using Hierarchical Products of Experts , 2002, NIPS.

[57]  R. Shapley,et al.  Contrast's effect on spatial summation by macaque V1 neurons , 1999, Nature Neuroscience.

[58]  R. Gray,et al.  Hippocampal synaptic transmission enhanced by low concentrations of nicotine , 1996, Nature.

[59]  E. Schuman,et al.  Long-lasting neurotrophin-induced enhancement of synaptic transmission in the adult hippocampus , 1995, Science.

[60]  Carver A. Mead,et al.  Neuromorphic electronic systems , 1990, Proc. IEEE.

[61]  Philip Goelet,et al.  The long and the short of long–term memory—a molecular framework , 1986, Nature.

[62]  John W. Backus,et al.  Can programming be liberated from the von Neumann style?: a functional style and its algebra of programs , 1978, CACM.

[63]  H. Barlow.  Temporal and spatial summation in human vision at different background intensities , 1958, The Journal of physiology.