A fast arbitration scheme for terabit packet switches
暂无分享,去创建一个
[1] Srinivasan Keshav,et al. Issues and trends in router design , 1998, IEEE Commun. Mag..
[2] Fouad A. Tobagi,et al. Fast packet switch architectures for broadband integrated services digital networks , 1990, Proc. IEEE.
[3] Yuval Tamir,et al. High-performance multiqueue buffers for VLSI communication switches , 1988, [1988] The 15th Annual International Symposium on Computer Architecture. Conference Proceedings.
[4] T. V. Lakshman,et al. Beyond best effort: router architectures for the differentiated services of tomorrow's Internet , 1998, IEEE Commun. Mag..
[5] Robert E. Tarjan,et al. Data structures and network algorithms , 1983, CBMS-NSF regional conference series in applied mathematics.
[6] Hung-Hsiang Jonathan Chao,et al. Centralized contention resolution schemes for a large-capacity optical ATM switch , 1998, 1998 IEEE ATM Workshop Proceedings. 'Meeting the Challenges of Deploying the Global Broadband Network Infrastructure' (Cat. No.98EX164).
[7] Y. Tamir,et al. High-performance multi-queue buffers for VLSI communications switches , 1988, ISCA '88.
[8] Thomas E. Anderson,et al. High-speed switch scheduling for local-area networks , 1993, TOCS.
[9] Samuel P. Morgan,et al. Input Versus Output Queueing on a Space-Division Packet Switch , 1987, IEEE Trans. Commun..
[10] Mark J. Karol,et al. Queueing in high-performance packet switching , 1988, IEEE J. Sel. Areas Commun..
[11] Pravin Varaiya,et al. Scheduling cells in an input-queued switch , 1993 .
[12] Jean C. Walrand,et al. Achieving 100% throughput in an input-queued switch , 1996, Proceedings of IEEE INFOCOM '96. Conference on Computer Communications.