Implementation of Multipliers using Stacker Based Binary Compressors

For many DSP applications, specific processor performance is of major concern. Multiplication has an important role in the functions like Fast Fourier Transform (FFT) and Discrete Cosine Transform (DCT). One of the easiest ways to increase the speed of these functions is to improve the performance of the multiplier. This will, in turn, increase the total performance of the processor. In this paper, design of 6:3 and 7:3 binary compressors using 3-bit stacker circuit is proposed. The function of the 3-bit stacker is to group all the “1” s together. The proposed 6:3 and the 7:3 compressor designs use two 3-bit stacker circuits. The compressors are designed with reduced number of XOR gates which improves the performance. The proposed compressors are used in the existing multiplier design and analyzed for power and delay. Cadence RTL compiler is used for synthesizing these compressor designs. The proposed 7:3 and 6:3 compressors show 14% and 23% decrease in delay and 6% and 17% decrease in power respectively, when compared with the basic compressor designs which use full adders and half adders.

[1]  D.a Krishnaveni,et al.  Design of an Efficient Reversible 8x8 Wallace Tree Multiplier , 2012 .

[2]  Neelam Rup Prakash,et al.  Area-efficient low PDP 8-bit vedic multiplier design using compressors , 2015, 2015 2nd International Conference on Recent Advances in Engineering & Computational Sciences (RAECS).

[3]  M. Mehta,et al.  High-speed multiplier design using multi-input counter and compressor circuits , 1991, [1991] Proceedings 10th IEEE Symposium on Computer Arithmetic.

[4]  Graham A. Jullien,et al.  A New Design Technique for Column Compression Multipliers , 1995, IEEE Trans. Computers.

[5]  Sudhir Kumar Sa,et al.  Design and performance analysis of multipliers using Kogge Stone Adder , 2017, 2017 3rd International Conference on Applied and Theoretical Computing and Communication Technology (iCATccT).

[6]  Sreehari Veeramachaneni,et al.  Design of optimized arithmetic circuits for multiplier realization , 2013, 2013 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia).

[7]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[8]  Neelam Rup Prakash,et al.  Compressor Based Area-Efficient Low-Power 8 x 8 Vedic Multiplier , 2013 .

[9]  N. V. Sunesh,et al.  Design and implementation of fast floating point multiplier unit , 2015, 2015 International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI-SATA).

[10]  Ankita Jain,et al.  Design, implementation & comparison of vedic multipliers with conventional multiplier , 2017, 2017 International Conference on Energy, Communication, Data Analytics and Soft Computing (ICECDS).

[11]  Yinan Kong,et al.  Design of an algorithmic Wallace multiplier using high speed counters , 2015, 2015 Tenth International Conference on Computer Engineering & Systems (ICCES).

[12]  Lingamneni Avinash,et al.  Novel Architectures for High-Speed and Low-Power 3-2, 4-2 and 5-2 Compressors , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).