Module generation for AND/XOR-fields (XPLAs)
暂无分享,去创建一个
[1] Sudhakar M. Reddy,et al. A Data Compression Technique for Built-In Self-Test , 1988, IEEE Trans. Computers.
[2] A. New. Statistical efficiency of universal logic elements in realisation of logic functions , 1982 .
[3] M. Karpovsky,et al. Detection of stuck-at and bridging faults in Reed-Muller canonical (RMC) networks , 1989 .
[4] J. V. Salmon,et al. Syntactic translation and logic synthesis in Gatemap , 1989 .
[5] Jeffrey D Ullma. Computational Aspects of VLSI , 1984 .
[6] Sandip Kundu. Design of multioutput CMOS combinational logic circuits for robust testability , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] David E. Muller,et al. Application of Boolean algebra to switching circuit design and to error detection , 1954, Trans. I R E Prof. Group Electron. Comput..
[8] Edward J. McCluskey,et al. Testability of parity checkers , 1989 .
[9] P.J.W. Rayner,et al. Minimisation of Reed-Muller polynomials with fixed polarity , 1984 .
[10] Marek A. Perkowski,et al. A fast algorithm to minimize multi-output mixed-polarity generalized Reed-Muller forms , 1988, DAC '88.
[11] Sheldon B. Akers,et al. Test set embedding in a built-in self-test environment , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.