A Magnetic Tunnel Junction Based Zero Standby Leakage Current Retention Flip-Flop
暂无分享,去创建一个
Seong-Ook Jung | Kyungho Ryu | Seung H. Kang | Jisu Kim | Jung Pill Kim | Seung-Hyuk Kang | Jiwan Jung | Kyungho Ryu | Jisu Kim | Seong-ook Jung | Jung Pill Kim | Jiwan Jung
[1] H. Ohno,et al. Magnetic Tunnel Junctions for Spintronic Memories and Beyond , 2007, IEEE Transactions on Electron Devices.
[2] M. Hosomi,et al. A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[3] Mark C. Johnson,et al. Leakage control with efficient use of transistor stacks in single threshold CMOS , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).
[4] Naoki Kasai,et al. Nonvolatile Magnetic Flip-Flop for Standby-Power-Free SoCs , 2009, IEEE J. Solid State Circuits.
[5] Lionel Torres,et al. A non-volatile run-time FPGA using thermally assisted switching MRAMS , 2008, 2008 International Conference on Field Programmable Logic and Applications.
[6] Eric Belhaire,et al. New non‐volatile logic based on spin‐MTJ , 2008 .
[7] Yiran Chen,et al. Design of Spin-Torque Transfer Magnetoresistive RAM and CAM/TCAM with High Sensing and Search Speed , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8] Weisheng Zhao,et al. High Speed, High Stability and Low Power Sensing Amplifier for MTJ/CMOS Hybrid Logic Circuits , 2009, IEEE Transactions on Magnetics.
[9] W. Black,et al. Programmable logic using giant-magnetoresistance and spin-dependent tunneling devices (invited) , 2000 .
[10] M. Kund,et al. A Perpendicular Spin Torque Switching based MRAM for the 28 nm Technology Node , 2007, 2007 IEEE International Electron Devices Meeting.
[11] Uming Ko,et al. 90nm low leakage SoC design techniques for wireless applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[12] Vladimir Stojanovic,et al. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.
[13] Luan Tran,et al. 45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T/1MTJ cell , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).
[14] Saied N. Tehrani,et al. A 1-Mbit MRAM based on 1T1MTJ bit cell integrated with copper interconnects , 2003, IEEE J. Solid State Circuits.
[15] Y. Yasu,et al. A 1.92 μs-wake-up time thick-gate-oxide power switch technique for ultra low-power single-chip mobile processors , 2007, 2007 IEEE Symposium on VLSI Circuits.
[16] T. Sakurai,et al. Optimal zigzag (OZ): an effective yet feasible power-gating scheme achieving two orders of magnitude lower standby leakage , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..
[17] Satoshi Shigematsu,et al. A 1-V high-speed MTCMOS circuit scheme for power-down application circuits , 1997, IEEE J. Solid State Circuits.
[18] Kaushik Roy,et al. Accurate characterization of random process variations using a robust low-voltage high-sensitivity sensor featuring replica-bias circuit , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[19] M.J.M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .
[20] Takayasu Sakurai,et al. VTCMOS characteristics and its optimum conditions predicted by a compact analytical model , 2001, ISLPED '01.
[21] K. Ono,et al. A disturbance-free read scheme and a compact stochastic-spin-dynamics-based MTJ circuit model for Gb-scale SPRAM , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).
[22] Satoshi Shigematsu,et al. A 1-V high-speed MTCMOS circuit scheme for power-down applications , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..
[23] Mark C. Johnson,et al. Design and optimization of dual-threshold circuits for low-voltage low-power applications , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[24] A.P. Chandrakasan,et al. Standby power reduction using dynamic voltage scaling and canary flip-flop structures , 2004, IEEE Journal of Solid-State Circuits.
[25] E. Belhaire,et al. Power and Area Optimization for Run-Time Reconfiguration System On Programmable Chip Based on Magnetic Random Access Memory , 2009, IEEE Transactions on Magnetics.