论文信息 - Library of structural analog cell macromodels for design of continuous-time reconfigurable /spl Delta//spl Sigma/ modulators

Library of structural analog cell macromodels for design of continuous-time reconfigurable /spl Delta//spl Sigma/ modulators

The design of reconfigurable DeltaSigma modulators requires cumbersome circuit-level simulations. Besides the challenges inherent to high-performance analog-to-digital converter (ADC) design, the gap between system-level specification and circuit-level implementation makes the design even more difficult and inefficient. Circuit macromodels are an efficient way of tackling these problems by speeding up simulation and offering insight into circuit design. This paper presents a library of structural macromodels customized for cells used in DeltaSigma modulator design. We present original structural macromodels for two operational amplifier (opamp) and one operational transconductor amplifier (OTA) circuits. These cells are used to implement the loop filter in continuous-time DeltaSigma modulators. The proposed library helps the designer capture circuit-level constrains and tradeoffs before doing circuit implementation. It also makes top-down design of analog circuits more efficient by meaningful abstracting circuit-level parameters to a higher design level

Alex Doboli | Ying Wei

[1] C. S. Petrie,et al. A multibit sigma-delta ADC for multimode receivers , 2003 .

[2] Georges Gielen,et al. Analog small-signal modeling-part I: behavioral signal path modeling for analog integrated circuits , 2001 .

[3] Alex Doboli,et al. Systematic development of analog circuit structural macromodels through behavioral model decoupling , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[4] E. Sanchez-Sinencio,et al. A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[5] J. A. Connelly,et al. Low noise electronic system design , 1993 .

[6] R. V. Veldhoven. A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003, IEEE J. Solid State Circuits.

[7] Behzad Razavi,et al. Design of Analog CMOS Integrated Circuits , 1999 .

[8] C. S. Petrie,et al. A multi-bit sigma-delta ADC for multi-mode receivers , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[9] Georges G. E. Gielen,et al. Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10] H. Alan Mantooth,et al. Modeling nonlinear dynamics in analog circuits via root localization , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..