Research and implementation of clock recovery method based on software PLL
暂无分享,去创建一个
Tan Feng | Deng Yue | Liao Shuang | Ye Peng
[1] Maximiliano O. Sonnaillon,et al. Software PLL Based on Random Sampling , 2010, IEEE Transactions on Instrumentation and Measurement.
[2] Ying Zhao,et al. Digital clock recovery algorithm for Nyquist signal , 2013, 2013 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference (OFC/NFOEC).
[3] Mark A. Wickert. Phase-Locked Loops with Applications , 2011 .
[4] M. Kubicek. Simulation of Digital Clock and Data Recovery of Strongly Disturbed Signals , 2007, 2007 17th International Conference Radioelektronika.
[5] Albrecht Rothermel,et al. Clock recovery PLL with gated PFD for NRZ ON-OFF Modulated Signals in a retinal implant system , 2013, 2013 35th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC).
[6] Hui Wang,et al. Jitter analysis and modeling of a 10 Gbit/s SerDes CDR and jitter attenuation PLL , 2011 .
[7] J. Svensson,et al. Tuning software phase-locked loop for series-connected converters , 2005, IEEE Transactions on Power Delivery.
[8] Chauchin Su,et al. BIST for Measuring Clock Jitter of Charge-Pump Phase-Locked Loops , 2008, IEEE Transactions on Instrumentation and Measurement.
[9] Zhao Ren,et al. Eye Diagram Construction and Analysis in Digital Phosphor Oscilloscope , 2010, 2010 International Conference on Intelligent Computation Technology and Automation.
[10] Abhijit Chatterjee,et al. Jitter characterization of incoherently sub-sampled high-speed digital signals , 2010, 2010 IEEE 16th International Mixed-Signals, Sensors and Systems Test Workshop (IMS3TW).