Low power CMOS digital design
暂无分享,去创建一个
[1] Christian Piguet. Circuit and logic level design , 1997 .
[2] Anantha P. Chandrakasan,et al. Low-power Signal Processing Systems , 1992, Workshop on VLSI Signal Processing.
[3] J. Colinge. Silicon-on-Insulator Technology: Materials to VLSI , 1991 .
[4] C. Piguet. Low-power and low-voltage CMOS digital design , 1997 .
[5] Jochen A. G. Jess,et al. Analysis and reduction of glitches in synchronous networks , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.
[6] Jean Michel Daga,et al. Power and delay macro-modeling for submicronic CMOS process: application to low power design , 1997 .
[7] Alain Guyot,et al. Spurious Transitions in Adder Circuits · Analytical Modelling and Simulations , 1997 .
[8] Keshab K. Parhi,et al. Estimation of average energy consumption of ripple-carry adder based on average length carry chains , 1996, VLSI Signal Processing, IX.
[9] Peter J. Zdebel. Low power/low voltage CMOS technologies, a comparative analysis , 1997 .