Using bit-edge equalization in highspeed backplane data transmission

This paper presents an improved bit-edge equalization (BEE) method for mitigating intersymbol interference (ISI) in high-speed backplane applications. Using a least-mean-square (LMS) adaptive algorithm as a receiver (RX) error convergence engine, the proposed BEE method is based on equalizing only the edges of data bits with an adjustment of LMS error derivation points, which in turn changes the error information and affects filter coefficients for pulse amplitude modulation. As a result, the received channel far-end 3-level bit-edge eye diagrams can be optimized. This proposed BEE method employs a conventional symbol-spaced FIR (SSF) filter as transmitter (TX) pre-emphasis for bit-edge equalization. With TX data pre-coding, the received channel far-end 3-level signal to 2-level binary decoding only depends on the current received bit. No error propagation occurs. In this work, the proposed BEE method is compared with the conventional bit-center equalization (BCE) method and the duobinary signaling method. A typical Tyco 34-inch FR4 backplane channel is used as the comparison benchmark. A Matlab script based link simulation tool is used to evaluate the link performance. The simulation results demonstrate that the proposed BEE method is the most effective method for mitigation ISI in relatively high-loss channels.

[1]  Gu-Yeon Wei,et al.  An adaptive PAM-4 5-Gb/s backplane transceiver in 0.25-/spl mu/m CMOS , 2003 .

[2]  Miao Li,et al.  FIR filter optimisation as pre-emphasis of high-speed backplane data transmission , 2004 .

[3]  A. Adamiecki,et al.  High-speed electrical backplane transmission using duobinary signaling , 2005, IEEE Transactions on Microwave Theory and Techniques.

[4]  Takamiya Makoto,et al.  12Gb/s duobinary signaling with x2 oversampled edge equalization , 2005 .

[5]  J. Koon-Lun Wong,et al.  Modified LMS Adaptation Algorithm for a Discrete-Time Edge Equalizer of Serial I/O , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[6]  Miao Li,et al.  A 10Gb/s transmitter with multi-tap FIR pre-emphasis in 0.18μm CMOS technology , 2005, ASP-DAC '05.

[7]  M. Takamiya,et al.  12Gb/s duobinary signaling with /spl times/2 oversampled edge equalization , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[8]  Chih-Kong Ken Yang,et al.  A Serial-Link Transceiver with Transition Equalization , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[9]  Lei Zhang,et al.  ISI mitigation using bit-edge equalization in high-speed backplane data transmission , 2008, 2008 International Conference on Communications, Circuits and Systems.

[10]  A. Hajimiri,et al.  Phase and amplitude pre-emphasis techniques for low-power serial links , 2006, IEEE Journal of Solid-State Circuits.

[11]  Jing Chen,et al.  Decision feedback equalization for high-speed backplane data communications , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[12]  Vladimir Stojanovic,et al.  Equalization and clock recovery for a 2.5-10-Gb/s 2-PAM/4-PAM backplane transceiver cell , 2003 .