Optimization of on-package decoupling capacitors considering system variables

A key aspect of power integrity in modern electronic systems is the choice and optimization of decoupling capacitors. Traditionally, this issue has been addressed at PCB level, but the integration of discrete SMD capacitors inside BGA package substrates is becoming more and more common in complex high-speed digital devices. In the context of semiconductors industry, the on-package decoupling applied to digital microcontrollers needs to be defined, often without any clear information on system configuration. This paper shows how the package behavior can change depending on the interaction with PCB parameters, and proposes a methodology to optimize on-package decoupling taking into account the system variability.

[1]  Richard Sjiariel,et al.  Power integrity simulation of power delivery network system , 2015, 2015 IEEE 19th Workshop on Signal and Power Integrity (SPI).

[2]  Cyrille Gautier,et al.  Power Delivery Network simulation methodology including Integrated Circuit behavior , 2016, 2016 IEEE 20th Workshop on Signal and Power Integrity (SPI).

[3]  Yamarita Villavicencio,et al.  Advanced modeling techniques for system-level power integrity and EMC analysis , 2009, 2009 European Microelectronics and Packaging Conference.

[4]  Soo-Won Kim,et al.  Practical approach to power integrity-driven design process for power-delivery networks , 2016, IET Circuits Devices Syst..

[5]  Goral Benoit,et al.  Simulation methodology for enhancement of power delivery network decoupling , 2015, 2015 IEEE 19th Workshop on Signal and Power Integrity (SPI).