Sound and Efficient WCET Analysis in the Presence of Timing Anomalies
暂无分享,去创建一个
[1] Christoph Berg. PLRU Cache Domino Effects , 2006, WCET.
[2] Jakob Engblom,et al. Processor Pipelines and Static Worst-Case Execution Time Analysis , 2002 .
[3] Ronald L. Graham,et al. Bounds on Multiprocessing Timing Anomalies , 1969, SIAM Journal of Applied Mathematics.
[4] Albrecht Kadlec,et al. Precise Worst-Case Execution Time Analysis for Processors with Timing Anomalies , 2009, 2009 21st Euromicro Conference on Real-Time Systems.
[5] David B. Whalley,et al. Integrating the timing analysis of pipelining and instruction caching , 1995, Proceedings 16th IEEE Real-Time Systems Symposium.
[6] Per Stenström,et al. Timing anomalies in dynamically scheduled microprocessors , 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054).
[7] Raimund Kirner,et al. Principles of timing anomalies in superscalar processors , 2005, Fifth International Conference on Quality Software (QSIC'05).
[8] AbsInt Angewandte,et al. Fast and Precise WCET Prediction by Separated Cache and Path Analyses , 1999 .
[9] Robert E. Tarjan,et al. 7. Shortest Paths , 1983 .
[10] Stephan Thesing,et al. Safe and precise WCET determination by abstract interpretation of pipeline models , 2004 .
[11] Bernd Becker,et al. A Definition and Classification of Timing Anomalies , 2006, WCET.
[12] Reinhard Wilhelm,et al. Efficient and Precise Cache Behavior Prediction for Real-Time Systems , 1999, Real-Time Systems.
[13] Pascal Sainrat,et al. A Context-Parameterized Model for Static Analysis of Execution Times , 2009, Trans. High Perform. Embed. Archit. Compil..
[14] Jakob Engblom,et al. Processor Pipelines and Their Properties for Static WCET Analysis , 2002, EMSOFT.
[15] Jan Reineke,et al. Caches in WCET Analysis: Predictability - Competitiveness - Sensitivity , 2008 .
[16] Jörn Schneider. Combined schedulability and WCET analysis for real-time operating systems , 2000 .
[17] Thomas Lundqvist,et al. A WCET Analysis Method for Pipelined Microprocessors with Cache Memories , 2002 .
[18] Andreas Ermedahl,et al. A Modular Tool Architecture for Worst-Case Execution Time Analysis , 2008 .
[19] Luc Soete,et al. Building the information society for us all , 2010 .
[20] V. Pratt. Two Easy Theories Whose Combination is Hard , 2002 .
[21] Xianfeng Li,et al. Modeling out-of-order processors for WCET analysis , 2006, Real-Time Systems.