DFT and on-line test of high-performance data converters: a practical case
暂无分享,去创建一个
[1] Stephen H. Lewis,et al. Indirect testing of digital-correction circuits in analog-to-digital converters with redundancy , 1995 .
[2] L. R. Carley,et al. An enhanced fully differential folded-cascode op amp , 1992 .
[3] S. H. Lewis,et al. A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .
[4] Paul R. Gray,et al. A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOS , 1991 .
[5] Bang-Sup Song,et al. A 10-b 20-Msample/s low-power CMOS ADC , 1995, IEEE J. Solid State Circuits.
[6] D.A. Hodges,et al. A self-calibrating 15 bit CMOS A/D converter , 1984, IEEE Journal of Solid-State Circuits.
[7] Stephen H. Lewis,et al. A 10-b 20-Msample/s analog-to-digital converter , 1992 .
[8] José Luis Huertas,et al. A DFT technique for analog-to-digital converters with digital correction , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).
[9] Bang-Sup Song,et al. Digital-domain calibration of multistep analog-to-digital converters , 1992 .
[10] S.-H. Lee,et al. Design for testability in digitally-corrected ADCs , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[11] Bang-Sup Song,et al. A 15 b 5 MSample/s low-spurious CMOS ADC , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.
[12] Behzad Razavi,et al. Principles of Data Conversion System Design , 1994 .
[13] A. Karanicolas,et al. A 15 b 1 Ms/s digitally self-calibrated pipeline ADC , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[14] Giovanni Chiorboli,et al. Test and diagnosis of subranging A/D converters , 1996, Quality Measurement: The Indispensable Bridge between Theory and Reality (No Measurements? No Science! Joint Conference - 1996: IEEE Instrumentation and Measurement Technology Conference and IMEKO Tec.