PASE-scan design: a new full-scan structure to reduce test application time

Serial scan approaches lead to a considerable reduction in the test generation cost for sequential circuits. However, they do present some drawbacks, such as area overhead I/O pin overhead and high test application time. A new full-scan approach is described named "PASE-scan design", capable of substantially reducing the test application time. The paper focuses particularly on the case of single PASE-scan structures. An heuristic procedure is proposed to establish the configuration of the single PASE-scan structure and the placing of its memory elements. The experiments carried out with a set of ISCAS89 circuits show reductions in test length, with respect to the full single serial scan-path case, of up to 91% and 87%, depending on the compaction (low or normal) of the applied test set, and average reductions of 62% and 55%, respectively.

[1]  Melvin A. Breuer,et al.  Optimal Configuring of Multiple Scan Chains , 1993, IEEE Trans. Computers.

[2]  Jau-Shien Chang,et al.  A test clock reduction method for scan-designed circuits , 1994, Proceedings., International Test Conference.

[3]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[4]  V.D. Agrawal,et al.  Designing circuits with partial scan , 1988, IEEE Design & Test of Computers.

[5]  Ralph Marlett,et al.  Selectable Length Partial Scan: A Method to Reduce Vector Length , 1991, 1991, Proceedings. International Test Conference.

[6]  Melvin A. Breuer,et al.  Optimal Seguencing of Scan Registers , 1992, Proceedings International Test Conference 1992.

[7]  Jau-Shien Chang,et al.  Test time reduction for scan-designed circuits by sliding compatibility , 1995 .

[8]  Akihiro Yamamoto,et al.  Parity-scan design to reduce the cost of test application , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Kozo Kinoshita,et al.  Reduced scan shift: a new testing method for sequential circuits , 1994, Proceedings., International Test Conference.

[10]  Premachandran R. Menon,et al.  Checkpoint Faults are not Sufficient Target Faults for Test Generation , 1986, IEEE Transactions on Computers.

[11]  Kewal K. Saluja,et al.  Sequential test generation with reduced test clocks for partial scan designs , 1994, Proceedings of IEEE VLSI Test Symposium.

[12]  Kang G. Shin,et al.  Design for test using partial parallel scan , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Melvin A. Breuer,et al.  Reconfiguration techniques for a single scan chain , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..