Stochastic power grid analysis considering process variations

In this paper, we investigate the impact of interconnect and device process variations on voltage fluctuations in power grids. We consider random variations in the power grid's electrical parameters as spatial stochastic processes and propose a new and efficient method to compute the stochastic voltage response of the power grid. Our approach provides an explicit analytical representation of the stochastic voltage response using orthogonal polynomials in a Hilbert space. The approach has been implemented in a prototype software called OPERA (Orthogonal Polynomial Expansions for Response Analysis). Use of OPERA on industrial power grids demonstrated speed-ups of up to two orders of magnitude. The results also show a significant variation of about /spl plusmn/35% in the nominal voltage drops at various nodes of the power grids and demonstrate the need for variation-aware power grid analysis.

[1]  Ibrahim N. Hajj,et al.  Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Habib N. Najm,et al.  Numerical Challenges in the Use of Polynomial Chaos Representations for Stochastic Processes , 2005, SIAM J. Sci. Comput..

[3]  R. Ghanem,et al.  Stochastic Finite Elements: A Spectral Approach , 1990 .

[4]  Frank Liu,et al.  Sparse and efficient reduced order modeling of linear subcircuits with large number of terminals , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[5]  Sani R. Nassif,et al.  Fast power grid simulation , 2000, Proceedings 37th Design Automation Conference.

[6]  Mark Horowitz,et al.  Techniques for calculating currents and voltages in VLSI power supply networks , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Harold J. Kushner,et al.  Stochastic processes in information and dynamical systems , 1972 .

[8]  Rajendran Panda,et al.  Design and analysis of power distribution networks with accurate RLC models , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[9]  Frank Liu,et al.  Sparse and efficient reduced order modeling of linear subcircuits with large number of terminals , 2004, ICCAD 2004.

[10]  Rajendran Panda,et al.  Design and analysis of power distribution networks in PowerPC microprocessors , 1998, DAC.

[11]  I. Miller.  Probability, Random Variables, and Stochastic Processes , 1966 .

[12]  Sani R. Nassif,et al.  Models of process variations in device and interconnect , 2000 .

[13]  S. Chowdhury,et al.  Estimation of maximum currents in MOS IC logic circuits , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Farid N. Najm,et al.  Statistical Verification of Power Grids Considering Process-Induced Leakage Current Variations , 2003, ICCAD.

[15]  Imad A. Ferzli,et al.  Statistical verification of power grids considering process-induced leakage current variations , 2003, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486).

[16]  N. Cutland,et al.  On homogeneous chaos , 1991, Mathematical Proceedings of the Cambridge Philosophical Society.

[17]  W. T. Martin,et al.  The Orthogonal Development of Non-Linear Functionals in Series of Fourier-Hermite Functionals , 1947 .

[18]  Sani R. Nassif,et al.  A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance , 2000, Proceedings 37th Design Automation Conference.

[19]  Rajendran Panda,et al.  Hierarchical analysis of power distribution networks , 2000, DAC.

[20]  Rajendran Panda,et al.  A stochastic approach to power grid analysis , 2004, Proceedings. 41st Design Automation Conference, 2004..

[21]  Anantha Chandrakasan,et al.  Models of Process Variations in Device and Interconnect , 2001 .

[22]  Kwang-Ting Cheng,et al.  Vector generation for maximum instantaneous current through supply lines for CMOS circuits , 1997, DAC.

[23]  D. Xiu,et al.  Modeling uncertainty in flow simulations via generalized polynomial chaos , 2003 .

[24]  Rajendran Panda,et al.  Current signature compression for IR-drop analysis , 2000, Proceedings 37th Design Automation Conference.

[25]  John G. Proakis,et al.  Probability, random variables and stochastic processes , 1985, IEEE Trans. Acoust. Speech Signal Process..

[26]  Sani R. Nassif,et al.  Random walks in a supply network , 2003, DAC '03.

[27]  Farid N. Najm,et al.  Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).