Area Efficient Viterbi-Decoder Macros

Viterbi decoders are widely used today for the decoding of convolutional codes used for reliable data transmission via satellite channels and proposed for bandwidth-efficient digital television scheme. If good error correcting capabilities are required (constraint length ≫ 6) todays state-of-the-art CMOS technology allows for the integration of complete digital receivers (in the 10 MBit/s data-rate range) on one chip except for the Viterbi decoder. The high speed Viterbi decoders nowadays are separate chips. Due to non-optimal matching of those Viterbi decoders to the throughput demands of the application they require a large area of ≫ 60mm2 in 0.8¿m CMOS. In this paper we present the implementation results of area-efficient scalable Viterbi-decoder macros for one-chip digital receivers. We generate layouts for four industry-typical examples to determine exact area figures including wiring.

[1]  P. Glenn Gulak,et al.  VLSI Structures for Viterbi Receivers: Part I-General Theory and Applications , 1986, IEEE J. Sel. Areas Commun..

[2]  Jr. G. Forney,et al.  The viterbi algorithm , 1973 .

[3]  Heinrich Meyr,et al.  Trellis pipeline-interleaving: a novel method for efficient Viterbi decoder implementation , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[4]  Heinrich Meyr,et al.  Efficient scalable architectures for Viterbi decoders , 1993, Proceedings of International Conference on Application Specific Array Processors (ASAP '93).

[5]  Paul Chow,et al.  Generalized cascade Viterbi decoder-a locally connected multiprocessor with linear speed-up , 1991, [Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing.

[6]  Heinrich Meyr,et al.  Boosting the implementation efficiency of Viterbi decoders by novel scheduling schemes , 1992, [Conference Record] GLOBECOM '92 - Communications for Global Users: IEEE.