Adiabatic-CMOS/CMOS-adiabatic logic interface circuit

This paper describes the design of an adiabatic-CMOS/CMOS-adiabatic logic interface circuit for a group of low-power adiabatic logic families with a similar clocking scheme. The circuit provides interfacing between several recently proposed low-power adiabatic logic circuits and traditional digital CMOS circuits. One advantage of this design is that it is insensitive to clock overlap. With the proposed interface circuit, both adiabatic and CMOS logic circuits are able to co-exist on a single chip, taking advantage of the strengths of each approach in the design of low power systems.

[1]  James D. Meindl,et al.  A dynamic energy recycling logic family for ultra-low-power gigascale integration (GSI) , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[2]  John Stewart Denker,et al.  Adiabatic dynamic logic , 1995 .

[3]  Y. Suzuki,et al.  Clocked CMOS calculator circuitry , 1973 .

[4]  K. T. Lau,et al.  Transmission gate-interfaced APDL design , 1996 .

[5]  K. T. Lau,et al.  Improved adiabatic pseudo-domino logic family , 1997 .

[6]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[7]  Nestoras Tzartzanis,et al.  Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Vojin G. Oklobdzija,et al.  Clocked CMOS Adiabatic Logic with Single AC Power Supply , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[9]  K. T. Lau,et al.  Adiabatic pseudo-domino logic , 1995 .

[10]  Low power switched output adiabatic logic , 1998 .