Compact Wideband Equivalent-Circuit Model for Electrical Modeling of Through-Silicon Via

This paper presents a compact wideband equivalent circuit model for electrical modeling of through-silicon vias (TSVs) in 3-D stacked integrated circuits and packaging. Rigorous closed form formulas for the resistance and inductance of TSVs are de rived from the magneto-quasi-static theory with a Fourier-Bessel expansion approach, whereas analytical formulas from static solutions are used to compute the capacitance and conductance. The equivalent-circuit model can capture the important parasitic effects of TSVs, including the skin effect, proximity effect, lossy effect of silicon, and semiconductor effect. Therefore, it yields accurate results comparable to those with 3-D full-wave solvers.

[1]  S. Ramo,et al.  Fields and Waves in Communication Electronics , 1966 .

[2]  R. Suaya,et al.  Compact AC Modeling and Performance Analysis of Through-Silicon Vias in 3-D ICs , 2010, IEEE Transactions on Electron Devices.

[3]  Luca Benini,et al.  Design Issues and Considerations for Low-Cost 3-D TSV IC Technology , 2010, IEEE Journal of Solid-State Circuits.

[4]  J. P. Quine,et al.  Characterization of via connections in silicon circuit boards , 1988 .

[5]  Paul W. Coteus,et al.  Frequency-dependent crosstalk simulation for on-chip interconnections , 1999 .

[6]  Madhavan Swaminathan,et al.  Electrical modeling of Through Silicon and Package Vias , 2009, 2009 IEEE International Conference on 3D System Integration.

[7]  En-Xiao Liu,et al.  Progress Review of Electromagnetic Compatibility Analysis Technologies for Packages, Printed Circuit Boards, and Novel Interconnects , 2010, IEEE Transactions on Electromagnetic Compatibility.

[8]  Narain D. Arora,et al.  MOSFET Modeling for VLSI Simulation - Theory and Practice , 2006, International Series on Advances in Solid State Electronics and Technology.

[9]  H. A. Wheeler Formulas for the Skin Effect , 1942, Proceedings of the IRE.

[10]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について - シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について - , 2004 .

[11]  En-Xiao Liu,et al.  Novel Methods for Modeling of Multiple Vias in Multilayered Parallel-Plate Structures , 2009, IEEE Transactions on Microwave Theory and Techniques.

[12]  John R. Carson,et al.  LIV. Wave propagation over parallel wires: The proximity effect , 1921 .

[13]  Keith A. Jenkins,et al.  Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch chip interconnection , 2005, IBM J. Res. Dev..

[14]  Joungho Kim,et al.  High Frequency Electrical Model of Through Wafer Via for 3-D Stacked Chip Packaging , 2006, 2006 1st Electronic Systemintegration Technology Conference.